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ABSTRACT
In recent years, wide bandgap (WBG) devices enable power converters with higher
power density and higher efficiency. On the other hand, smart grid technologies
are getting mature due to new battery technology and computer technology. In
the near future, the two technologies will form the next generation of smart grid
enabled by WBG devices. This dissertation deals with two applications: silicon
carbide (SiC) device used for medium voltage level interface (7.2 kV to 240 V) and
gallium nitride (GaN) device used for low voltage level interface (240 V/120 V). A
20 kW solid state transformer (SST) is designed with 6 kHz switching frequency SiC
rectifier. Then three robust control design methods are proposed for each of its smart
grid operation modes. In grid connected mode, a new LCL filter design method is
proposed considering grid voltage THD, grid current THD and current regulation loop
robust stability with respect to the grid impedance change. In grid islanded mode,
µ synthesis method combined with variable structure control is used to design a
robust controller for grid voltage regulation. For grid emergency mode, multivariable
controller designed usingH∞ synthesis method is proposed for accurate power sharing.
Controller-hardware-in-the-loop (CHIL) testbed considering 7-SST system is setup
with Real Time Digital Simulator (RTDS). The real TMS320F28335 DSP and Spartan
6 FPGA control board is used to interface a switching model SST in RTDS. And the
proposed control methods are tested. For low voltage level application, a 3.3 kW
smart grid hardware is built with 3 GaN inverters. The inverters are designed with
the GaN device characterized using the proposed multi-function double pulse tester.
The inverter is controlled by onboard TMS320F28379D dual core DSP with 200 kHz
sampling frequency. Each inverter is tested to process 2.2 kW power with overall
efficiency of 96.5 % at room temperature. The smart grid monitor system and fault
interrupt devices (FID) based on Arduino Mega2560 are built and tested. The smart
i
grid cooperates with GaN inverters through CAN bus communication. At last, the
three GaN inverters smart grid achieved the function of grid connected to islanded
mode smooth transition.
ii
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Chapter 1
INTRODUCTION
1.1 Smart Grid
With the advancement of consumer electric and electronic products, power system
today faces many new challenges such as: running up against its transmission capacity
limitations Litos Strategic Communication (2017) due to increased number of home
appliance, highly distorted distribution voltage due to nonlinear loads, and reversed
distribution power flow due to renewable resources or storage devices.
From the aspect of large electric consumer products, plug-in electric vehicle (PEV)
recently becomes popular due to its comparable acceleration and mileage capability
to combust engine vehicles. Their annual sales in U.S. has increased from 345 in 2010
to 157 k in 2016 Electric Drive Transportation Association (2017). However, when
the PEVs are connected to grid for charging, it draws significant amount of power
typically 1.8 kW for level 1 charger, 3.3 kW for level 2 charger and 90 kW for level
3 Morrow et al. (2008). It poses a challenge on power delivery capability in both
transmission and distribution systems. One of the solutions is to generate electricity
in the distribution system using distributed generators (DGs) locally.
Residential photovoltaic (PV) system is one of the major DGs in the distribution
system. It can be installed on roof top and the generated electricity can be used by
large home appliance directly without travelling through transmission and distribu-
tion system. Its annual installation capacity in the US has increased from 246 MW in
2010 to 2099 MW in 2015 Statista (2017) and the future forecast is shown in Fig. 1.1
SEIA (2016). The accumulated residential PV system capacity will keep increasing in
1
the near future. However, with the high penetration of PV on distribution systems,
the feeder voltage profile changes have been noticed by the utility companies Tang
et al. (2012) J.Smith (2015). This is majorly due to unexpected reverse power flow
on distribution feeders.
Figure 1.1: U.S. PV Installed Capacity from 2010 to 2015 and Estimation from 2016
to 2021 SEIA (2016)
Besides PV systems, other DGs such as wind will also undermine grid protection
and overwhelm volt/var compensators. Also, the renewable energy resources has the
property of intermittency as they may become unavailable within minutes and are
hard to be predicted. The challenges to the utility companies do not just come from
the DGs. To reduce the reverse power flow in the distribution feeder, distributed
energy storage devices (DESDs) are needed. With Tesla Motors residential battery
system, Power Wall Tesla (2017), and other mature battery technologies Oladimeji
et al. (2014), more distributed energy storage devices (DESD) are expected in the
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power systems. If the DESDs are not properly planned and controlled they may have
negative effect on the distribution system.
If the previously mentioned three home appliances are independent, there are sce-
narios that may make the undesired reverse power flow case worse. To coordinate the
home appliances, communication among them is needed. This poses the need of smart
grid Litos Strategic Communication (2017). Physically, smart grid is a power sys-
tem operated with appliance of digital communication system Wikipedia (2017). The
characteristics of smart grid are: reliability, flexibility in network topology, efficiency,
security, sustainability, and market-enabling Wikipedia (2017). This dissertation fo-
cuses on the basic level of achieving high reliability and flexibility. To achieve high
reliability, the smart grid has to continuously support loads when the main grid is at
fault or disconnected.
One efficient way to implement smart grid is through solid state transformers
(SSTs) with dedicated dc ports for PEV, DG and DESD interfaces Huang (2010).
Also, it increases the energy conversion efficiency by eliminating the grid interfacing
inverter needed on individual PEVs, DGs and DESDs. In order to achieve optimal
power flow with DESD, the SST itself should be supported by distributed grid in-
telligence (DGI) Meng et al. (2010). The information needed for making the right
action comes from communications between different intelligent devices. Therefore,
a SST-based power system becomes a smart grid.
Basic functions of a SST-based smart grid include: 1. Regulating distribution sys-
tem voltage profile by reactive power control at grid connected mode; 2. Optimizing
power flow in distribution system by active power control at grid connected mode;
3. Supporting distribution system power supply at grid islanded mode; 5. Sharing
power automatically between DESDs when the communications are failed.
3
1.2 Solid State Transformer (SST)
In the US, traditional power systems use 60 Hz transformers to step down 7.2 kV
ac voltage to 120/240 V ac in split phase. SSTs generate high frequency ac voltage
from 60 Hz by controlling the power electronics switches. Due to high frequency ac
voltage, high frequency transformers with small size and light weight can be used.
To step down the high frequency voltage, the method widely accepted is through an
isolated dc-dc converter. Also, with a dc link available the dc load and dc source
can be connected directly. Due to silicon power electronic device voltage limitation,
multilevel converters interfacing the 7.2 kV single phase ac distribution system, series
to parallel dual half bridge (DHB) and full bridge inverter structures were considered
as shown in Fig. 1.2 She et al. (2013a) Pea-Alzola et al. (2013) Mao et al. (2010)
She et al. (2013b). However, with the multilevel structure, the control of power
sharing between modules is complex and the system reliability is reduced due to large
number of devices. With the development of wide bandgap power devices (WBG),
such as silicon carbide (SiC) and gallium nitride (GaN), the structure of SST can be
significantly simplified. Thanks to the available 13 kV SiC devices, full bridge rectifier,
dual half bridge (DHB) and inverter three stage structure SST can be employed as
shown in Fig. 1.3 Wang et al. (2014). In order to focus on distribution system level of
the SST enabled smart grid, all the dc source and load such as PEV, PV and DESD
mentioned before are modeled as a single DESD with buck converter connected to
400 V low voltage dc link as shown in Fig. 1.3.
The DESD enables SST to work as an uninterruptable power supply (UPS). With
the UPS functionalities, the SST system can reverse the power flow from 400 V dc link
to 7.2 kV single phase ac distribution system. And with available DESD, SST can still
support its low voltage load even when the 7.2 kV ac grid is not present. Considering
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Figure 1.2: Multilevel SST Topology Using Si Power Electronic Switches
Figure 1.3: Three-stage SST Topology Using SiC Power Electronics Switches and
DESD Connected to 400 V Bus
the possibility of islanded operation, the fulfillment of smart grid functionalities based
on the three-stage SST and DESD are listed in Table 1.1. And the state machine of
the mode transitions are shown in Fig. 1.4. In grid connected mode, SST controls the
7.2 kV ac distribution feeder power flow by regulating rectifier terminal grid current.
The rectifier stage of SST follows the reactive power command from DGI and the
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DESD injects current to 400 V dc bus following the active power command from
DGI. The DHB regulates the 400 V low voltage dc link voltage. And the inverter
regulates the 120/240 V ac load voltage. When the main grid is disconnected from
the SST smart grid, the system loses its voltage support as all SSTs are regulating its
terminal current. With the available communication between SSTs, one of the SSTs
with highest predicted energy storage will be selected as master SST. Adopting the
master-slave control structure Mohamed and El-Saadany (2008b), the master SST
rectifier stage control grid voltage, DHB stage control high voltage dc link voltage
and DESD controls the SST low voltage dc link voltage. All the slave SSTs works
as they were connected to the main grid without any change in control structure. If
the communication between SSTs are lost, the master-slave control structure cannot
be used. At this moment, the smart grid goes into emergency mode. In emergency
mode, all the SSTs with available DESD energy storages work with droop control.
And the SSTs without DESD work at unity power factor drawing power from the 7.2
kV system. If the DESD storage runs low, the sourcing SST disconnect from the 7.2
kV system and goes into SST islanded control mode. In this mode, the SST rectifier
stage stops and the DESD only supports the critical loads.
Table 1.1: SST Operation Modes Cooperation with DESD in Different Grid Condi-
tions
Mode SST DESD SST-DESD Application
Grid connected
control mode
Follow
Q*
Follow
P*
Communicate
SST mode
Grid connected
or Slave
Grid islanded
control mode
Control grid
voltage
Control
VdcL
Communicate
SST mode
Master
Emergency
control mode
Droop control
grid voltage
Control
VdcL
Communicate
SST mode
No communication
between SSTs
Emergency
control mode II
Unity PF
grid current
Disabled Communicate
SST mode
No communication
between SSTs
SST islanded
control mode
Disconnected
from microgrid
Control
VdcL
Communicate
SST mode
SST disconnected
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Grid 
Connected 
Mode
SST Start
Grid 
Islanded 
Mode
Grid 
Emergency 
Mode
SST 
Seperated
VdcH and VdcL 
charged
Grid 
recovered
Communication 
Failure
Communication 
recovered
Grid 
disconnected
DESD SOC low
Grid recovered
Communication recovered
Figure 1.4: SST Working Mode Transition State Machine: Startup, Grid Connected,
Islanded, Emergency and Separated
In grid connected mode, the SST rectifier stage regulates the grid side current. In
conventional design process, an ideal voltage source is considered at the terminal of
the rectifier. However, in reality, the rectifier stage is connected through distribution
feeder and transmission lines to synchronous generators. The impedance that seen
by the rectifier from the generator is uncertain. Therefore, for system stability, the
uncertain impedance at the terminal has to be considered.
In grid islanded mode, the synchronous generator large inertia is lost Coelho et al.
(2002). The 7.2 kV feeder system becomes a pure power electronics regulated system.
For regulating the system voltage, the master SST has to deal with uncertain grid
impedance, uncertain slave SST load, and uncertain dc link voltage of the master
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SST itself. Also, it has to allow the slave SSTs to trip off the grid when they have
internal fault.
In emergency mode, the SSTs work in droop control mode Planas et al. (2013a).
Droop control has been well applied to transmission system for synchronous gen-
erators Anderson and Fouad (2002). The decoupling of active and reactive power
is due to the high quality factor in transmission line. In distribution system the
power sharing is not as good due to the higher resistance in line impedance Li and
Kao (2009). And the active power and reactive power regulations cannot be well
decoupled. Therefore, multivariable robust control is proposed.
For the SST inverter stage, its load is directly home appliances. They have the
characteristic of large uncertainty and fast dynamics. Moreover, non-linear loads are
typically connected at this level.
The designed controllers for SST rectifier and inverter stages need to be robust
to the mentioned system uncertainties. And some robust control design methods are
reviewed in the next section.
1.3 Robust Control Design Methods
In controller design procedure, the most difficult step is to accurately model the
system to be controlled Skogestad and Postlethwaite (2005). Even if the system can
be accurately modeled, electric distribution system has the property of load variation.
In conventional power systems, large generators work as ideal voltage source to supply
the loads. At the transmission level, the load variation seen by generators are slow
Karady and Holbert (2013). With the synchronous speed governor system, the system
is able to automatically balance load changes Anderson and Fouad (2002). The worst
case that can happen in power system is line fault with sudden load drop. With
the generator rotor inertia, the transient stability still can be dealt with operations
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of breakers Anderson and Fouad (2002). In islanded smart grid, distributed energy
sources processed by power electronics systems have the advantage of low inertia in
dealing with fault. However, those fast dynamics are sensitive to load or system
structure variations. Therefore, designing a controller which can work against large
uncertainties in distribution system is essential.
In modern control theories, state space representation are typically used. They
extends the conventional single input single output system properties to multivariable
systems with multiple input and multiple outputs. Optimal control design methods
such as linear quadratic regulator (LQR), linear quadratic Gaussian (LQG) and linear
transfer recovery (LTR) provide tuning parameters relevant to control effort and
sensor requirement. By solving control algebraic Riccati equation (CARE) or filtering
Riccati equation (FARE), the designed system is guaranteed to have 6 dB gain margin
and 60◦ phase margin Rodriguez (2004). This guarantees their low sensitivity to input
disturbance and feedback noises. However, when LQR is used for controller design
and LQG for observer design, small amount of uncertainty in the system model could
destabilize the closed-loop Tsakalis (2013b). LTR can only be applied to minimum
phase plants and its outcome loop transfer function is not directly controlled in the
process of design Skogestad and Postlethwaite (2005).
In order to design controller with robustness against system uncertainties, H∞
theory is developed. It can specify the desired system properties using weighting
functions in frequency domain. The designed controller can stabilize the system with
certain amount of uncertainties. Among the methods of solving H∞ problem, Glover-
McFarlane H∞ loop shaping method is popular McFarlane and Glover (1992). It is
a direct solution of the optimal control and it maximize the tolerable H∞ norm of
uncertainties in the system coprime. H∞ design method has been applied in power
electronics systems for current regulation Yang et al. (2010) Bouzid et al. (2014), for
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voltage regulation Siahkolah (2002) Kahrobaeian and Mohamed (2013) Ioannidis and
Manias (1999) Lee et al. (2004) Babazadeh and Karimi (2011b), for droop control
Steenis et al. (2012) Yao et al. (2014), and for secondary frequency regulation Bevrani
et al. (2016). However, the coprime uncertainty considered in H∞ design method is
not related to physical uncertainties directly. It makes the uncertainty description
unrealistic and less intuitive Skogestad and Postlethwaite (2005). Also this method
cannot guarantee system robust performance Skogestad and Postlethwaite (2005) Lee
et al. (2004). In servo control design task typically presented in power electronics sys-
tem robust performance is essential. Especially, in single phase distribution network,
inverters need accurate tracking of 60 Hz components. In order to consider phys-
ical uncertainties and guarantee system robust performance, µ synthesis is a good
choice. And it has been applied to voltage regulation Kahrobaeian and Mohamed
(2013) Lee et al. (2004), to secondary frequency regulation Bevrani et al. (2016) and
to master-slave control Babazadeh and Karimi (2011a).
Beyond those linear robust controller design methods, there are some nonlinear
robust controller design methods. The most widely adopted variable structure con-
troller design method is sliding mode control (SMC) Sabanovic et al. (2004). This
control method using binary control effort to reject large system uncertainties. Its
fast response is closely related to deadbeat control in power electronics Sabanovic
et al. (2004) Kukrer and Komurcugil (1999). Even though power electronic devices
on-off binary characteristic has the natural property for adopting SMC, it challenges
the converter filter design as the switching frequency is varying. Efforts has been
made in applying SMC to power electronics with constant switching frequency Jung
and Tzou (1993) Silva and Paulo (1993) Zhang and Qiu (2005). Due its fast response
and large stability region, SMC is used in UPS for nonlinear loads Chiang et al.
(1998) Abrishamifar et al. (2012) Jung and Tzou (1996). With the development of
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micro-controllers, more and more digital controlled power converters are used. When
applying SMC to digital controlled system, the stability region has been narrowed Fu-
ruta (1990) Chan (1991). Therefore, designing SMC in discrete domain is necessary
for accurate robustness evaluation.
1.4 GaN Device in Smart Grid
The two materials with wide bandgap are SiC and GaN. SiC aims at higher voltage
level applications such as SST with 12 kV front end. GaN device on the other end
aims at low voltage level applications such as smart inverter or EV chargers with
400 V nominal system. Most researches today use Si IGBT or MOSFET to form the
smart grid behind the 240 V point of common coupling (PCC). But there is a clear
trend that GaN inverter will take over the market Electronic Products (2015). GaN
inverter typically has higher switching frequency. Hence, the GaN inverter can have
higher control loop bandwidth. This enables GaN inverter smart grid to have better
performance.
There are many challenges in applying GaN inverter for smart grid. The first
issue is its high sampling rate and short processing time. This problem can be dealt
with newly available dual core DSP TMS320F28379D. By distributing the computa-
tion task between cores, shorter processing time can be achieved. The second issue
is GaN device fast switching and high dv/dt and di/dt. High dv/dt makes the ideal
signal or power isolators as capacitors in the inverter. High di/dt makes trace as
inductors in the circuit. From EMI point of view, the intensity of both conducted
EMI and radiated EMI are increased. This needs to be handled by carefully layout
of the printed circuit board (PCB) and EMI filter design. The third issue is feedback
loop noise. It comes from two aspects: smaller ADC sampling window and higher
bandwidth of signal conditioning circuit. To reduce the noise effect in control loop,
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accurate control of sampling point is needed. The next issue is unknown device char-
acteristics. The special characteristics including enhance mode device high reverse
voltage drop and cascode device soft turn on loss. The special characteristics are
quantified using a multi-functional double pulse tester (DPT). At last, the devices
are highly susceptible to crosstalk effect which leads to shoot through phenomena.
Different to IGBTs, GaN device fast switching and low short circuit capability makes
conventional DESAT protection in gate drive useless. The best practice for preventing
short circuit is to carefully layout the high frequency power loop with low parasitic
inductance and low Miller capacitance.
1.5 Contribution and Related Publications
The work documented in this dissertation focuses on robust control of smart grid
formed by SiC SSTs and GaN inverters. The SiC SSTs with relatively low switching
frequency has major challenges in system stability. The GaN inverter with high
sampling frequency and high control bandwidth has challenges in hardware layout
and firmware control computation time. Overall, the major contributions of this
work are:
(1) Designed all stages of SST with 20 kVA 7.2 kV to 120/240 VAC specifications
(2) Derived SST cycle by cycle average model for reducing large system simulation
burden.
(3) Solved the problem of artificial loss in controller hardware in the loop (CHIL)
setup with real time digital simulator (RTDS) system.
(4) In grid connected mode, proposed a new design process for rectifier stage LCL
filter. It considers grid current and voltage THD with active damping. The system
stability is investigated with grid side impedance variation in discrete domain.
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(5) In grid islanded mode, designed a variable structure control based on µ syn-
thesis. The master SST voltage regulation controller is designed to deal with system
structured parameter uncertainties and structure uncertainties.
(6) In grid emergency mode, designed a two input two output (TITO) dynamic
droop controller for SSTs rectifier stage to work in emergency mode sharing active
and reactive power.
(7) Designed a multifunctional double pulse tester for characterizing GaN HEMT
devices. A cascode GaN device is characterized using the proposed tester. The
characterized device is going to be used in constructing scaled down smart grid in lab
for validating the proposed robust controls.
(8) Designed and built three bi-directional multi-functional GaN inverters with
the specs of level 2 EV charger.
(9) Analyzed the GaN inverter thermal performance with enclosure designed.
(10) Designed and built a smart grid with grid monitor system, intelligent fault
management system and CANBUS communication system.
(11) Three GaN inverters operates together on the smart grid reliably and tran-
sition from grid connect to grid islanded mode smoothly.
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Publications in the course of PhD program are:
(1) T. Yao and R. Ayyanar, ”A Multifunctional Double Pulse Tester for Cascode
GaN Devices,” in IEEE Transactions on Industrial Electronics, vol. 64, no. 11, pp.
9023-9031, Nov. 2017.
(2) (Submitted for review) T. Yao, and R. Ayyanar. ”LCL filter design method
achieving low THD and high robust stability”, for Transactions on Power Electronics.
(3) (Under revision) T. Yao, C. Nan, and R. Ayyanar, ”A new soft switching
topology for switched inductor high gain boost”, IEEE Transaction on Industrial
Applications.
(4) Y. Jiang, T. Yao and R. Ayyanar, ”Energy storage based solid state trans-
former modeling for power system simulations,” 2013 Future Renewable Electric En-
ergy Delivery and Management Conference (FREEDM), Raleigh, NC, 2013.
(5) T. Yao and R. Ayyanar, ”Maximum-voltage-unit-guided MPPT algorithm
for improved performance under partial shading,” 2013 IEEE Energy Conversion
Congress and Exposition, Denver, CO, 2013, pp. 2428-2434.
(6) Y. Jiang, T. Yao and R. Ayyanr, ”Modeling of single-phase three-stage SST in
RTDS with controller hardware-in-the-loop,” 2014 Future Renewable Electric Energy
Delivery and Management Conference (FREEDM), Raleigh, NC, 2014.
(7) T. Yao, Y. Tang and R. Ayyanar, ”High resolution output power estimation
of large-scale distributed PV systems,” 2014 IEEE Energy Conversion Congress and
Exposition (ECCE), Pittsburgh, PA, 2014, pp. 4620-4627.
(8) T. Yao, Y. Jiang and R. Ayyanar, ”Single phase DQ frame glover McFarlane
H infinity robust droop controller design,” IECON 2014 - 40th Annual Conference of
the IEEE Industrial Electronics Society, Dallas, TX, 2014, pp. 4988-4994.
(9) C. Nan, T. Yao and R. Ayyanar, ”A 1 MHz eGaN FET based 4-switch buck-
boost converter for automotive applications,” 2015 IEEE 3rd Workshop on Wide
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Bandgap Power Devices and Applications (WiPDA), Blacksburg, VA, 2015, pp. 365-
370.
(10) T. Yao, I. Leonard, R. Ayyanar and M. Steurer, ”Single-phase three-stage
SST modeling using RTDS for controller hardware-in-the-loop application,” 2015
IEEE Energy Conversion Congress and Exposition (ECCE), Montreal, QC, 2015,
pp. 2302-2309.
(11) T. Yao, I. Leonard, R. Ayyanar and K. Tsakalis, ”Mu synthesized robust
controller for multi-SST islanded smart grid,” 2016 IEEE Energy Conversion Congress
and Exposition (ECCE), Milwaukee, WI, 2016.
(12) T. Yao, C. Nan, R. Ayyanar, ”New ZVT topology for switched inductor
high gain boost,” 2017 IEEE Applied Power Electronics Conference and Exposition
(APEC), Tampa, FL, 2017.
(13) T. Yao, R. Ayyanar, ”Variable structure robust voltage regulator design for
islanded system in master-slave control structure,” 2017 IEEE Energy Conversion
Congress and Exposition (ECCE), Cincinnati, OH, 2017.
(14) (Submitted for review) Z. Yu, Y. Tang, T. Yao and R. Ayyanar, ”Dynamic
modeling and analysis of converter interfaced generation in large unbalanced distri-
bution systems”, IEEE Transactions on Smart Grid
1.6 Chapter Overview
Chapter 2 presents the SST design process considering grid connected mode.
The design goes through all the stages shown in Fig. 1.3 including their control at
grid connected mode and conventional controller design at grid islanded mode. At the
end, the cycle by cycle average mathematical model is derived for reducing simulation
burden. For validating the effectiveness of controllers a CHIL is set up in chapter 3.
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Chapter 3 talks about the issues in CHIL setups and the proposed solutions for
them. It starts with introduction to RTDS system. Then it introduces the overall
CHIL setup being used with its difficulties. The proposed modeling method solves
the problem of artificial loss and unexpected dynamics in RTDS switching model in
small time step. The new SST switching model is supported with results presented at
the end. The developed testbed is used for validating the robust controllers designed
for islanded microgrid in chapter 4
Chapter 4 deals with the pure SST system working in islanded mode. With the
available communication between SSTs, master-slave control structure can be used.
The difficulties of control is at master SST providing robust voltage support. By
considering grid impedance uncertainties, slave SST load variation, dc link voltage
variation and system structure variation, a variable structure control based on mu
synthesis is proposed and validated in detailed PLECS simulation and CHIL setup.
After considering the islanded microgrid with communication, the case without com-
munication is considered in chapter 5
Chapter 5 considers emergency mode of the system when the communications
between SSTs are broken. In this mode, SSTs with DESD works at droop control
mode. Since the droop control loop is highly nonlinear, an ideal operation point is
selected for modeling. With Kron reduction, a TITO control is designed using Glover
McFarlane H∞ method. Instead of decoupling the active and reactive power sharing
loops, the proposed dynamic droop control use multivariable control to handle the
dynamic sharing.
Chapter 6 proposes a GaN power device double pulse tester. For fully under-
standing special issues in WBG devices, a new multi-functional DPT is designed.
This tester quantifies hard switching turn on and off loss, conduction loss, reverse
conduction loss, and soft turn on loss. The dynamic Rdson effect has been fully eval-
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uated with different voltage stress, current stress, temperature and turn on method.
Based on the data captured by the DPT, all aspects of power loss in the device is
analyzed.
chapter 7 describes the design and tests of three 3.3 kW 240 V GaN inverters.
The LCL filter design method used is the one proposed in chapter 2. The inverter
thermal design is based on the device characteristics captured in chapter 6. The
inverter dc-dc stage switches at 200 kHz and the dc-ac stage switches at 100 kHz. The
inverter is tested to 2.2 kW with efficiency of 96.5 %. The design method proposed in
chapter 2 is validated through the hardware.
chapter 8 introduces the smart grid with the three GaN inverters. The smart grid
is a scaled down of IEEE 13 bus system with reduced nodes. The smart grid monitor
system is implemented on Arduino Mega2560 microcontroller with peripheral boards
for CANBUS communication and ADC. The GaN inverters communicates with grid
monitor system through CANBUS. The three inverters achieves smooth transition
from grid connected to grid islanded operation mode.
17
Chapter 2
DESIGN OF SOLID STATE TRANSFORMER
As introduced in chapter 1, three-stage SST constituted of full bridge rectifier,
DHB and full bridge inverter can be constructed with control loop as shown in Fig.
2.1. The design process of the system is briefly described in this chapter. And the
designed system power stage is used for the following discussion in this dissertation.
The SST specification is given in Table 2.1.
Figure 2.1: SST Operating Control Structure at Grid Connected Mode
2.1 Design of Rectifier Stage
The rectifier stage is the front end of SST interfacing the 7.2 kV ac single phase
distribution feeder. Even though it is called rectifier stage, it can process the dc to
ac power flow working as an inverter. The rectifier stage connected through feeder
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Table 2.1: Specifications of the SST
Parameters Value Parameter Value
Rectifier stage
Rated power 20 kVA Switching frequency 6 kHz
Grid voltage RMS 7.2 kV Sampling frequency 12 kHz
DHB stage
High voltage dc link voltage 12 kV Switching frequency 15 kHz
Low voltage dc link voltage 400 V Sampling frequency 12 kHz
Inverter stage
Output voltage 120/240 V Switching frequency 20 kHz
Fundamental frequency 60 Hz Sampling frequency 40 kHz
to other SSTs. When the grid is islanded, the SSTs will have the responsibility of
maintaining the feeder voltage. Therefore, an LCL filter is used by having a capacitor
voltage to be regulated for supporting grid voltage. Another reason of using LCL filter
is its third order attenuation at high frequency. The SST is specified to process 20 kVA
from 7.2 kV ac grid with 12 kV dc link voltage. The nominal current processed by
the rectifier is as small as 2.8 A RMS and 4 A peak. If use a single inductor filter
to meet the current THD requirement, it will become bulky and the voltage drop on
the filter will increase. Therefore, by adopting LCL filter at the rectifier stage, low
current and voltage THD can be achieved with much reduced filter size compared to
a single inductor filter. However, LCL filter has the problem of resonance Lindgren
and Svensson (1998) Twining and Holmes (2003). For achieving reliable operation,
multiple ways of resonance damping using physical resistors are considered Wang
et al. (2003) Liserre et al. (2005) Zhao and Chen (2009). But they do have the issue of
extra power loss and filter component counts. Beyond the shortages, passive damping
also deteriorate the high frequency attenuation Orellana and Gri (2012). From the
control system point of view, the physical resistance property can be mimicked in
controller Dahono (2002) Wessels et al. (2008). Among the feedback quantities of
the LCL filter, active damping with filter capacitor current feedback provides the
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highest robustness Ricchiuto et al. (2011). Most rectifier or UPS today are controlled
by digital controllers. By seeing active damping as an inner loop to the current
regulation loop, the sampling and processing delay effects cannot be neglected as it
changes the virtual resistor to virtual resistor with paralleled virtual inductor Pan
et al. (2014). Therefore, for designing an active damping, discrete domain with delay
and sampling effects has to be considered Liserre et al. (2002) Liserre et al. (2006)
Bao et al. (2012). Paper Gabe et al. (2007) sees the active damping problem as a
controllability problem in discrete domain and designed a controller based on state
feedback pole placement. As proven in Parker et al. (2014), the use of active damping
method is highly related to the LCL filter resonant frequency. And more generalized
stability region has been shown in Tang et al. (2015). And the result is shown in
Fig. 2.2. When the LCL resonant frequency is lower than one sixth of the converter
sampling frequency, the control of converter side inductor current does not need active
damping. And when the LCL resonant frequency is higher than one sixth of the
converter sampling frequency, stabilizing the system of grid side current control does
not need active damping. For a frequency ratio of LCL resonant to sampling higher
than one half is not typically considered due to the reduced attenuation capability of
the LCL filter to switching frequency components. Many LCL filter design methods
has been proposed Xin et al. (2015) Dahono et al. (1995) Teodorescu et al. (2011) .
Most papers investigate the design of the active damping with given LCL parameters
Said-Romdhane et al. (2016) Wang (2015). The design of LCL filter and control are
typically separated. In this dissertation, a new LCL filter design method is proposed
from both grid THD requirement and LCL filter stability.
To focus on the rectifier LCL filter design, the linear model neglecting all the
parasitic resistance is considered as shown in Fig. 2.3. The system transfer function
from the rectifier switching node voltage vrec to the grid side current i2 is shown in
20
Grid Current 
Regulation Stable
Grid Current 
Regulation Stable
Converter Current 
Regulation Stable
Converter Current 
Regulation Stable
Grid Current 
Regulation Stable
Converter Current 
Regulation Stable
π/2 
π/6 
5π/6 
3π/2 
11π/6 7π/6 
Figure 2.2: Generalized LCL Filter Natural Stable Region Tang et al. (2015)
(2.1). It is clear that beyond resonant frequency ωr given in (2.2), (2.1) magnitude
ramps down with the rate of 60 dB/dec. And below the resonant frequency, it is
equivalent to an inductor.
C
L1L2
Vg
i2 i1
vrecvc
+
-
r2 r1
r3
v3
+
-
Figure 2.3: Simplified Linear Model of the Rectifier Stage with LCL Filter
Grec i2(s) =
i2(s)
vrec(s)
=
1
sL1L2C(s2 + ω2r)
(2.1)
ωr = 2pifr =
√
L1 + L2
L1L2C
(2.2)
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For the SST application, its terminal current is low and the grid voltage is high. In
order to precisely control the SST terminal active and reactive power, direct control
of current through L2 is preferred Teodorescu et al. (2011). To avoid the use of
active damping, the LCL filter resonant frequency above one sixth of the sampling
frequency is preferred. However, considering the variation of the grid side inductance
especially at weak grid condition, the resonant frequency given in (2.2) will decrease
and may goes lower than the critical frequency. Then the system become unstable.
To overcome the issue of weak grid, and make the system more robust, sampling grid
side current with LCL resonant frequency lower than critical frequency and adopting
active damping is used Xin et al. (2015).
2.1.1 Design of LCL Filter Parameters
As considered in Wang (2015), for decreasing the switching loss in 13 kV SiC
devices, discontinuous pulse width modulation (DPWM) is used. By adopting over-
sampling at 12 kHz, the switching frequency is 6 kHz and the ripple frequency on
filters is 6 kHz. The timing sequence of the system is shown in Fig. 2.4. From top to
bottom, filter inductor current iL, duty cycle d , carrier of PWM and sampling points
are shown. Tadc is the ADC conversion time, Tcal is the time needed for calculating the
next duty cycle based on the sampled data. Tsa is the sampling period and TSWrec is
the switching frequency of the rectifier stage. At point k the filter current is sampled
as ik. The sampled current is processed through DSP and generates the new duty
cycle dk at the end of Tcal. The new duty cycle is loaded to the PWM module at
point k + 1.
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Figure 2.4: Current Measurement Sampling, Processing Delay and PWM Modulation
Zero Order Hold Effect Illustration
For designing the LCL filter of rectifier stage, the first constraint is the grid side
current THD being lower than 5 % and the next is voltage THD being lower than
5 % IEEE (2014). LCL filter has three variables. By considering the current THD
and voltage THD limitation, only two parameters can be defined. To define all the
three components, a third constraint can be derived considering system stability.
The system block diagram is given in Fig. 2.5. GC1(s) is the resonant term in the
proportional resonant (PR) current controller, KP is the proportional gain in the
PR current controller, GC2(s) is the forward direction active damping gain, Ga is the
feedback active damping gain, VdcH is the high voltage dc link voltage. As described
in Wang (2015), the system can be decoupled into a LC filter with inductive load.
And the system stability can be investigated through impedance ratio. The system
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decoupled at the filter capacitor can be considered equivalent to the circuit shown
in Fig. 2.6. Neglecting the delay and sampling effect for now, the system transfer
function can be derived as given in (2.3) to (2.6). In (2.3), VC(s) is the LCL filter
capacitor voltage in S domain, ZO(s) is the output impedance of the converter, IO(s)
is the equivalent current source behind the impedance, and I2(s) is the grid current
in S domain. In (2.4), i∗2 is the grid current command, and Gi2nl(s) is the system no
load transfer function.
Figure 2.5: Rectifier Stage LCL Filter Active Damping Control Structure with For-
ward and Feedback Damping Gain
Vg(s)
Zg(s)
ZO(s)IO(s)
Rectifier
I2(s)
Figure 2.6: Impedance Ratio Stability Analysis Equivalent Circuit of LCL Filter
Connected to Grid
VC(s) = ZO(s)(IO(s) − I2(s)) (2.3)
IO(s) = Gi2nl(s)i
∗
2 =
KPGC2(s)VdcH +GC1(s)GC2(s)VdcH
sL1 +KPGC2(s)VdcH +GC1(s)GC2(s)VdcH
i∗2 (2.4)
ZO(s) =
sL1 +KPGC2(s)VdcH +GC1(s)GC2(s)VdcH
s2L1C + sGC2(s)VdcHC + 1
(2.5)
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Zg(s) =
VC(s)
I2(s)
= sL2 (2.6)
The system being considered can be written with the equivalent impedances as
shown in (2.7). To keep the system stable, Gi2nl(s) has to be stable and the ratio of
Zg(s) and ZO(s) has to meet the Nyquist stability criterion Sun (2011). The frequency
at which Zg(s) equals ZO(s) is critical.
Gi2cl(s) =
I2(s)
I∗2(s)
=
1
1 +
Zg(s)
ZO(s)
Gi2nl(s) (2.7)
In high frequency range the output impedance ZOHF (s) can be written as in (2.8).
The approximation is made for GC1(s) the resonant term. Its effect can be neglected
and approximated to be 1. The frequency at which the output impedance equals the
grid side impedance is the crossover frequency of the minor loop. By equating the
two impedances, the crossover frequency ωX can be derived as given in (2.9). The
system phase at the crossover frequency is given in (2.10). If the crossover frequency
equals the LCL filter resonant frequency the phase margin becomes 0. And system
goes unstable. By equating the resonant frequency in (2.2) and crossover frequency in
(2.9), the maximum proportional gain can be obtained in (2.11). The result matches
that derived from Ruth criterion in Said-Romdhane et al. (2016).
ZOHF (s) =
sL1 +KPGC2(s)VdcH
s2L1C + sGC2(s)VdcHC
(2.8)
ωX =
√
KP
CL2
(2.9)
∠ZO(s)
Zg(s)
≈ arctan( L1
GC2(s)VdcH
√
CL2KP
)− arctan(GC2(s)VdcH
√
CL2KP
L2 − L1KP )− 90
◦ (2.10)
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KPmax = 1 +
L2
L1
(2.11)
The paralleled impedance Zp(s) at high frequency is written as (2.12). The system
is a third order due to the introduction of proportional gain. By neglecting the
proportional gain, the system becomes a standard second order system given in (2.13).
ξ provides damping to the system resonance. And the forward active damping gain
can be directly related to the second order system damping as shown in (2.14).
Zp(s) =
s2 + s
KPGC2(s)VdcH
L1
(s3 + s2
GC2(s)VdcH
L1
+ sω2r +
KPGC2(s)VdcH
L1L2C
)C
(2.12)
Zp(s) ≈ s
(s2 + s
GC2(s)VdcH
L1
+ ω2r)C
=
Ks
s2 + 2ξωrs+ ω2r
(2.13)
GC2(s) =
2ξωrL1
VdcH
(2.14)
Substitute (2.9) and (2.14) into (2.12), the crossover frequency impedance can be
derived as (2.15). And its quality factor Q is given in (2.16). By fixing the quality
factor to be 0.5, the proportional gain and crossover frequency can be given as (2.17)
and (2.18). By fixing the quality factor, the proportional gain, active damping gain
and crossover frequency are linked to each other. Also, they depends on physical filter
parameters and desired damping ξ only.
Zp(jωX) =
jωX + 2ξωrKP
(ω2X − ω2r)C
(2.15)
Q(jωX) =
Im(Zp)
Re(Zp)
=
ωX
2ξωrKP
(2.16)
KP =
1
L1Cω2rξ
2
(2.17)
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ωX =
1
L1Cξωr
(2.18)
Then considering the grid side current THD requirement ∆I2rms and grid voltage
THD requirement ∆VCrms, the grid side inductor minimum value is given in (2.19).
The rectifier side inductor and filter capacitor value product PLC is given in (2.20).
Substitute (2.20) into (2.18), the filter capacitance value can be defined by the desired
crossover frequency as shown in (2.22) considering damping ξ being 1. With the filter
capacitor value C calculated, all the three filter parameters are defined so as the
active damping gain GC2(s) and controller proportional gain KP .
L2 =
TSWrec∆VCrms
2pi∆I2rms
(2.19)
L1C = PLC =
T 2SWrecVdcHF
8
√
2pi∆VCrms
(2.20)
F = ma
√
3
8
pima2 − 8
3
ma+
pi
2
(2.21)
C =
−PLC +
√
PLC2 + 4PLC
ω2X
2L2
(2.22)
Since the control is designed in stationary frame for single phase rectifier PR
controller is considered. The resonant part of the controller shown in (2.23) majorly
affects the low frequency response of the system. Its parameters can be designed
considering the band pass frequency around the nominal system frequency 60 Hz.
And the phase margin at the corner frequency.
GC1(s) =
Krs
s2 + 2ξoωos+ ω2o
(2.23)
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Figure 2.7: Impedance Ratio Stability Analysis of the LCL Filter Based on Bode Plot
Table 2.2: LCL Filter Parameters
Parameter Value Parameter Value
Grid side inductor L2 114.6 mH Filter capacitor C 0.16 µF
Rectifier side inductor L1 105.3 mH Resonant frequency ωr 1.67 kHz
With all the parameters of the LCL filter and PR controller designed, the system
output impedance, load impedance and parallel impedance bode plot are given in
Fig. 2.7. And the major parameter values are listed in Table 2.2. The bode plot of
the open loop system transfer function Giop(s) and the minor loop open loop transfer
function are shown in Fig. 2.8. The impedance loop crossover at 823 Hz close to
desired 800 Hz. And the system overall open loop crossover at 664 Hz. And both
systems are stable. The designed system is simulated in PLECS with cycle by cycle
average (CCA) model without delay. The sudden current reduction from 4 A to 2 A
is shown in Fig. 2.9 at the peak of the sinusoidal waveform. No large overshoot is
seen and high frequency resonant is damped fast.
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Giop(s) =
GC2(s)GC1(s)VdcH
(s2L1C + sCGC2VdcH + 1)sL2 + sL1
(2.24)
Figure 2.8: Rectifier Stage Open Loop Bode Plot with Impedance Ratio Plot
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Figure 2.9: Simulation Result of Analog Controlled Cycle by Cycle Average Model
Current Command Jumping from 4 A to 2 A at Peak
2.1.2 Design Active Damping Control Loop
According to the signal theories, the sampling effect in digital control can be
modeled as a zero order hold Astrom and Wittenmark (1997). And the same effect
shows in synchronous PWM. Also it can be considered as a half sampling period
delay and the digital processing takes one period of delay. The total delay effect in
the system loop is about 1.5 of a sampling period Corradini et al. (2015). For the
SST rectifier stage, with the sampling frequency of 12 kHz, the system loop delay
can be approximated as 125 µs. After considering this delay, the system becomes
unstable. To eliminate the unstable effect caused by the system loop delay, a Z
domain analysis is conducted consider a feedback damping gain Ga independent of
GC2(s) in previous analog domain design. The PR controller can be considered in
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Z domain as (2.25). The transfer function from the switching node voltage to the
sampled capacitor current is derived as Gic(z) in (2.26). And the switching node
voltage to the sampled grid side current is derived to be Gi2(z) in (2.27). The open
loop system rewritten in Z domain considering sampling and processing delay effects
is given in (2.28). By superimpose the bode plot of (2.28), of (2.25), and that of the
(2.25) with 1.5 times Pade´ approximated delay Giopd(s), the comparison is shown in
Fig. 2.10. A good matching at low frequency can be seen between the three models.
However, Giop(s) shows a higher crossover frequency than the other two models. The
phase margin decreasing near the crossover frequency due to the delay effects are
accurately captured by Giopd(s). And it accurately captures the instability property
of the system. The only difference is around Nyquist frequency.
Gi2PR(z) = KP +
KrTsa(z − 1)
z2 + (2ξoωoTsa + T 2saω
2
o − 2)z − 2ξoωoTsa + 1
(2.25)
GiC(z) =
sin(ωrTsa)
ωrL1
z − 1
z2 − 2z cos(ωrTsa) + 1 (2.26)
Gi2(z) =
Tsa
(L1 + L2)(z − 1) −
sin(ωrTsa)(z − 1)
ωr(L1 + L2)(z2 − 2z cos(ωrTsa) + 1 (2.27)
Giop(z) =
Gi2(z)GC2VdcH
Gi2(z)GC2VdcH + z
Gi2PR(z) (2.28)
Giopd(s) =
−1.5sTsa/2+1
1.5sTsa/2+1
GC2(s)GC1(s)VdcH
(s2L1C + s
−1.5sTsa/2+1
1.5sTsa/2+1
CGC2VdcH + 1)sL2 + sL1
(2.29)
Even though in MATLAB bode plot, the system stability can be told, the gain
margin phase margin analysis is not straight forward. To tell the system stability
and its robustness, the root locus in Z domain is adopted. The next step of the
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Figure 2.10: Compare Open Loop Bode Plot of Z Domain, S Domain and S Domain
with Delay Model
design is to find the second active damping gain Ga. The system open loop break
at Ga is written in (2.30). The root locus is plotted in Fig. 2.11. For the system
considered in analog domain LCL filter design, Ga is 1. From the plot, there is one
pair of roots located outside of the unit circle, which makes the system unstable. To
stabilize the system the feedback gain has to be reduced. When the gain is reduced to
between 0.226 and 0.344, the system is stable. The poles position with gain reduced
to 0.3 are highlighted by square markers. The designed active damping feedback gain
is implemented in a PLECS modeled digital controlled switching model. And the
simulation result of the grid current reference and grid current are plotted with a full
load to half load step in Fig. 2.12.
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Gadgain(z) =
GiC(z)GC2VdcH
Gi2(z)GC1GC2VdcH + z
(2.30)
Figure 2.11: Root Locus by Varying Active Damping Feedback Gain Ga
Another concern is the grid side inductance variation effect on the current control
loop as the active damping loop stability is sensitive to the feedback gain. By changing
the value of L2 to consider a grid inductance from 0 to 1 H, the poles moving trends
are shown in Fig. 2.13. As can be seen, the critical poles do not move far from the
original designed value. And by having weaker grid, the active damping stabilizing
gain range is larger. Therefore, the designed current control loop is robust to grid
impedance variation.
2.1.3 Design High Voltage DC Link Capacitor and Regulation Loop
The high voltage dc link capacitor design of a single phase inverter is typically
based on 120 Hz ripple suppression. For SST application, it considers its ride through
capability when the 7.2 kV feeder is lost. Considering the full load with 10 cycle ride
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Figure 2.12: Simulation Result of Digital Controlled Switching Model Current Com-
mand Jumping from 4 A to 2 A at Peak
through capability, the high voltage dc link capacitance CdcH can be derived from
(2.31).
CdcH =
2SmaxTride
V 2dcH
(2.31)
The control method adopted is the power control based on dc link stored energy.
Its small signal model is given in (2.32). The specialty about the high voltage dc
link regulation is that, it is supposed to absorb the 120 Hz ripple at the low voltage
dc link. Therefore, a crossover frequency at 10 Hz is desired. For this loop K factor
controller GkdcH(s) shown in (2.33) is used.
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Figure 2.13: Root Locus by Varying Grid Side Inductor from 0 H to 1 H Showing
System Robust Stability
GdcH(s) =
V 2dcH
∆Pdc
=
2
sCdcH
(2.32)
GkdcH(s) =
0.0244
s
16.8357
s
+ 1
234.4917
s
+ 1
(2.33)
The inner loop current reference is given by the output of dc link voltage con-
troller. To control the reactive power, the instantaneous reactive power (IRP) control
structure shown in Fig. 2.14 is used Haque (2002). In three phase system, by tak-
ing Clark transformation and Park transformation Anderson and Fouad (2002), the
active power and reactive power can be directly related to its d and q axis current
quantities. But for single phase system, there is only a single stationary axis. For
decoupling the active power and reactive power, a fictitious axis is generated. The
actual measured quantity is noted as α axis. The fictitious axis is β axis which lags
the real quantity by 90◦ in a fundamental cycle.
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Figure 2.14: Instantaneous Reactive Power P-Q Theory Used for Current Loop Ref-
erence Generation
The fictitious quantity is generated by second order generalized integrator (SOGI)
as shown in Fig. 2.15 Bojoi et al. (2005). And the inner current loop command can
be generated by applying the top row of the matrix equation (2.34) Haque (2002).
The simulation result with a Q command step response is shown in Fig. 2.16. And
the effectiveness of the control method is shown.
i∗α
i∗β
 = 2
v2α + v
2
β
vα vβ
vβ −vα

P ∗
Q∗
 (2.34)
2.2 Design of DHB Stage
Dual active bridge (DAB) has been recognized as a good soft switching topology
for high power isolated dc-dc converter Hussainy (1991). Its operation and vari-
ations in structure has been studied in many literatures Nan and Ayyanar (2013)
Kulasekaran and Ayyanar (2014) Xuewei and Rathore (2013). The structure pre-
ferred in SST application is the dual half bridge structure Li et al. (2003) Cui et al.
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Figure 2.15: Second Order Generalized Integrator Used for Generating the Fictitious
β Axis Quantity
(2012) Mao et al. (2010) due to its less number of active switches and natural voltage
step down. Here, the design method in Wang (2015) is used to design the 12 kV to
400 V step down DHB.
The operation principle of the DHB stage is shown in Fig. 2.17 by transforming
the secondary system to the primary. And its switching waveform is shown in Fig.
2.18. Half the switching cycle is analyzed in the following.
Interval 1: S1 and S4 are on
At this interval the voltage across the leakage inductance of the DHB transformer
is the sum of half of the VdcH and half of the VdcL. By taking the turns ratio, the
voltage difference is large. And the system is governed by the set of equations (2.35).
And the solved leakage and magnetizing inductance current is given in (2.36).
LP
d
dt
iP1 + LM
d
dt
iM1 = vpri1 =
VdcH
2
LM
d
dt
iM1 + LS
d
dt
iS1 = vsec1 = −VdcL
2
d
dt
iP1 − d
dt
iM1 − d
dt
iS1 = 0
(2.35)
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Figure 2.16: Simulation Result of Grid Current Response to Reactive Power Com-
mand Stepping from 0 to 5 kVar
iP1(t) = IP0 +
LSVdcH + LMVdcH + LMVdcL
2LEq
LP t
iS1(t) = IS0 +
LPVdcL + LMVdcH + LMVdcL
2LEq
LSt
iM1(t) = IM0 +
LSVdcH − LPVdcL
2LEq
LM t
(2.36)
LEq = LPLS + LPLM + LSLM
Interval 2: S1 and S3 are on
At the turn off of S4 the current goes into the switching node of S3 and S4.
Therefore, the leakage inductor current helps charge S4 and discharge S3 output
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(a) Interval 1: S1 and S4 on (b) Interval 2: S1 and S3 on
(c) Interval 3: S2 and S3 on (d) Interval 4: S2 and S4 on
Figure 2.17: Simplified DHB Linear Circuit through One Switching Cycle
capacitors. A natural zero voltage switching (ZVS) turn on is achieved for S3. After
the transition is completed, the voltage across the leakage inductor is the difference
of half of the VdcH and half of the VdcL. And the inductors current can be described
by (2.37). The change rate of the current depends on the operation condition, but it
is typically small compared to the first interval.
iP2(t) = IP1 +
LSVdcH + LMVdcH − LMVdcL
2LEq
LP (t− t1)
iS2(t) = IS1 +
−LPVdcL + LMVdcH − LMVdcL
2LEq
LS(t− t1)
iM2(t) = IM1 +
LSVdcH + LPVdcL
2LEq
LM(t− t1)
(2.37)
Interval 3: S2 and S3 are on
When S1 is turned off, the leakage inductance current drags current out of the
switching node formed by S1 and S2. The leakage current helps charging S1 and
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Figure 2.18: Switching Waveform of DHB Transformer Primary Winding Voltage,
Primary Winding Current, Secondary Winding Voltage Scaled to Primary, and the
Switch Gate Logic
discharging S2 output capacitors. And ZVS turn on is achieved for primary side
switches. The voltage applied to the leakage inductance after the transition is the
negative sum of half VdcH and half VdcL. It is the negative symmetric part of the
interval 1. Therefore, for a steady state operation of the DHB, the current at the
beginning of interval 1 should be the negative of that at interval 3. By neglecting the
ZVS resonant transition, the current at the beginning of the interval 3 is the same as
the current at the end of interval 2. By substituting the equation (2.37) into (2.36),
the initial current can be solved as (2.38) so as the current at t1 given in (2.39).
IP0 = −LST2VdcH + LMT2VdcH + 2LMT1VdcL − LMT2VdcL
4LEq
IS0 = −2LPT1VdcL − LPT2VdcL + LMT2VdcH + 2LMT1VdcL − LMT2VdcL
4LEq
IM0 = −LST2VdcH − 2LPT1VdcL + LPT2VdcL
4LEq
(2.38)
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IP1 =
2LST1VdcH − LST2VdcH + 2LMT1VdcH − LMT2VdcH + LMT2VdcL
4LEq
IS1 =
LPT2VdcL + 2LMT1VdcH − LMT2VdcH + LMT2VdcL
4LEq
IM1 = −LST2VdcH − 2LST1VdcH + LPT2VdcL
4LEq
(2.39)
The power transfer in one cycle can be written as a nonlinear equation to the
phase shift as shown in (2.40). It is similar to a power flow on a transmission line due
to its ac characteristics. Also, there is reactive power transfer between primary and
secondary. The reactive power can be derived as shown in (2.41). For achieving high
efficiency, the reactive power need to be minimized. And zero reactive power transfer
can be achieved by having phase shift ΦDHB controlled according to (2.42). However,
for achieving ZVS turn on of switches, a small reactive power has to present.
PDHB =
ΦDHBVdcHVdcL(pi − ΦDHB)
4ωDHBpi(LP + LS)
(2.40)
QDHB =
V 2dcH
4ωDHB(LP + LS)
[
pi(1 + α2)− (pi − 2|Φ|)d
]2
8pi(1 + d+ α2)
(2.41)
ΦDHB =
pi(d− 1− α2)
2d
(2.42)
The design process is conveniently presented in per unit system. The base of the
system are given in Table 2.3. With the per unit value considered, the active and
reactive power are presented as in (2.43) and (2.44).
Pp.u. =
PDHB
Sb
=
ΦDHBd(pi − ΦDHB)
pi
(2.43)
Qp.u. =
QDHB
Sb
=
[
pi(1 + α2)− (pi − 2|ΦDHB|)d
]2
8pi(1 + d+ α2)
(2.44)
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Table 2.3: DHB Analysis Base Quantities
Parameters Specifications Parameter Specifications
d VdcL
VdcH
ωDHB
2pi
TSW dhb
ΦDHB T1ωDHB pi T1ωDHB
Xb ωDHB
LPLS+(LP+LS)LM
LM
Vb
VdcH
2
Ib
VdcH
2ωDHB(LP+LS)
Sb
V 2dcH
4ωDHB(LP+LS)
The ZVS range is the key in the design of DHB. It is affected by both transformer
inductor ratio α1 α2 and ZVS threshold current Ith. The primary and secondary side
switch ZVS boundaries are derived in (2.45) and (2.46). The minimum phase shift
is restricted to (2.47) with related minimum active power (2.48). And the voltage
ratio d based on minimum power is presented in (2.49). The ZVS operation region is
restricted by (2.45) (2.46) and (2.49) as shown in the shaded area in Fig. 2.19.
IP0pu =
pi(d− 1)− α2pi − 2ΦDHBd
2
< −Ith (2.45)
IS1pu =
pi(d− 1) + α1pid+ 2ΦDHB
2
> Ith (2.46)
Φmin =
pi(dmax − 1)− α2pi + 2Ith
2dmax
(2.47)
Pminpu =
dmaxΦmin(pi − Φmin)
pi
(2.48)
d =
Pminpupi
ΦDHB(pi − ΦDHB) (2.49)
To accurately design for ZVS achievement, detailed output capacitance informa-
tion of the devices has to be measured. For investigating system level performance,
the minimum current for achieving ZVS measured in Wang (2015) is adopted as the
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Prate
Pmin
Figure 2.19: DHB ZVS Operation Region Plotted on d−ΦDHB Plane with Constant
Power Transfer Line of Minimum ZVS Power and Rated Power
starting point. The minimum current is assumed to be 0.1667 A and the inductor
ratio is considered to be 0.1 for both primary and secondary side. The minimum
power transfer for achieving ZVS is at 8 % of the rated power.
The maximum power injected to the low voltage dc link can be 40 kW: 20 kW for
low voltage load and 20 kW for high voltage power injection to back grid. Considering
the maximum power processing condition, the minimum and maximum high voltage
dc link voltage are 11.904 kV and 1.2096 kV. The turns ratio Nr of the transformer
based on the maximum primary voltage VdcHmax and minimum voltage ratio dmin is
given in (2.50). And the maximum voltage gain dmax is given in (2.51). The minimum
phase shift Φmin can be defined by the maximum voltage ratio using (2.47) and the
minimum power transfer Pminpu is given by (2.48). By considering the minimum ZVS
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power transfer based on the actual rated power, the rated power Pratepu is given by
(2.52). The rated phase shift Φrate is given in (2.53). The power base SB is given
by (2.54). The leakage inductance LP based on the power base can be calculated
as shown in (2.55). The magnetizing inductance LM can be calculated based on the
assumed inductor ratio α (2.56).
Nr = dmin
VdcHmax
VdcL
(2.50)
dmax =
NrVdcL
VdcHmin
(2.51)
Pratepu =
Pminpu
u
(2.52)
Φrate =
pi
2
−
√
(
pi
2
)2 − Pratepu
dmax
(2.53)
SB =
Smax
Pratepu
(2.54)
LP =
V 2dcH
8ωDHBSB
(2.55)
LM =
LP
α
(2.56)
Applying the method and the assumed values, the power base SB is 46.366 kW.
The ZVS operation range is highlighted in Fig. 2.19. And the actual minimum active
power transfer is 3.6 kW, which is 18 % of the SST rated power. At nominal power
transfer, the highest voltage boost is 1.3 for achieving ZVS.
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The low voltage dc link capacitor is designed as part of DHB. The constraint
of the low voltage dc link capacitance is posed by the inverter stage processing full
power from DESD and DHB is not regulating the low voltage dc link voltage. To
limit the 120 Hz ripple to less than 4 % of the nominal dc link voltage, the capacitor
is derived using (2.57). In (2.57), ωo is the fundamental ac grid frequency in radians
per second. And the designed values are listed in Table 2.4. The simulated ideal
waveform without considering the detailed ZVS transition is given in Fig. 2.20. The
simulated operation point in d − ΦDHB domain is plotted in Fig. 2.21 and super
imposed on to the analysis. The simulation result is close to the analysis result.
CdcL =
Smax
ωoV 2dcL
(2.57)
Table 2.4: DHB Parameters
Parameters Specifications Parameter Specifications
LP 4.1 mH LS 4.5 µH
Nr 30.24 LM 41.2 mH
SB 46.36 kW CdcL 8.3 mF
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Figure 2.20: Simulated Switching Waveform of DHB Operating in ZVS Region
The DHB stage at grid connected mode regulates the low voltage dc link voltage,
and at grid islanded mode regulates the high voltage dc link voltage. The regulation
method adopted is based on the energy regulation method proposed in Mao et al.
(2010). This design is based on small signal model around the steady state point as
the phase shift ΦDHB relation to the transferred power is quadratic. The model is
shown in Fig. 2.22. The parameters in the model is derived from (2.40) shown in
(2.58) (2.59) and (2.60).
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3.6 kW 20 kW
Figure 2.21: Simulated DHB Operation Point in d−φDHB Domain Superimposed on
Analysis
Figure 2.22: DHB Low Voltage DC Link Voltage Regulation Small Signal Model
Linearized at Rated Phase Shift
aDHB =
KDHB
2
f(ΦDHB)
EdcL − EdcH√
EdcLEdcH
(2.58)
bDHB = KDHB
√
EdcLEdcH(pi − 2|ΦDHB|) (2.59)
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cDHB =
KDHB
2
f(ΦDHB)
EdcL√
EdcLEdcH
(2.60)
f(ΦDHB) = ΦDHB(pi − |ΦDHB|) (2.61)
KDHB =
Nr
4piLPωDHB
√
CdcHCdcL
The controller structure GkDHB(s) considered is K factor. The regulation of the
low voltage dc link voltage and high voltage dc link voltage has similar model but
with different bandwidth. In order to push all the 120 Hz reactive power to high
voltage dc link, the low voltage dc link voltage regulation loop bandwidth is higher
than 120 Hz and selected to be 400 Hz. For regulating high voltage dc link voltage
at grid islanded mode, it has to have bandwidth lower than 120 Hz and selected to
be 10 Hz. The two control loops are plotted in Fig. 2.23. The designed controller is
tested by drawing 20 kW by DESD from low voltage dc link. The transient response
is shown in Fig. 2.24.
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Figure 2.23: DHB High Voltage DC Link (Red) and Low Voltage DC Link (Blue)
Voltage Regulation Open Loop Bode Plot with Crossover Frequency at 10 Hz and
400 Hz
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Figure 2.24: Simulated Transient Response of Low Voltage DC Link Voltage to a
DESD 0 to 20 kW Power Step Command
2.3 Design of Inverter Stage
2.3.1 Linear Control
The inverter stage regulates the 120/240 V ac voltage. Different to the rectifier
stage, inverter is designed with LC filter. And its goal is to have low voltage THD.
Similar to rectifier stage, when inductive load or the line inductor connected to the
filter capacitor, there will be a potential of LCL resonance. When there is load, it
works as a damping resistor to the system. And the LCL resonance is less of an issue.
The LC filter is designed to limit the grid voltage and current THD to be less than
3 % similar to the one designed in rectifier stage. The designed values are listed in
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Table 2.5: Inverter Parameters
Parameters Specifications Parameter Specifications
Lf 0.2458 mH Cf 10.6 µF
Table 2.5. The difficulty of inverter stage regulation is to deal with nonlinear load.
The conventional control structure is shown in Fig. 2.25. The voltage regulation goal
is to have low harmonic impedance. The equivalent impedance system is shown in
Fig. 2.26. The equivalent impedance can be written as (2.62). The inner current
controller Ginvki(s) adopts K factor control structure and the outer voltage controller
Ginvkv(s) adopts PR control structure. And the controllers are given in (2.63) and
(2.64). The designed open loop transfer function bode plots are shown in Fig. 2.27.
Figure 2.25: Inverter Voltage Control Structure: Inner Current Regulation and Outer
Voltage Regulation Loop
VS(s) Zl(s)
ZS(s)
Inverter
Il(s)
Figure 2.26: Inverter Modeled as Voltage Source after Serial Equivalent Impedance
Circuit
ZS(s) =
Ginvki(s) + sLf
s2LfCf + sCfGinvki(s) +Ginvkv(s)Ginvki(s) + 1
≈ 1
Ginvkv(s) + sCf
(2.62)
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Ginvki(s) =
3.44e04s+ 1.135e8
s2 + 1.197e04s
(2.63)
Ginvkv(s) =
1
s
(869.7679 +
1387s
s2 + 0.0444s+ 142129
) (2.64)
Figure 2.27: Bode Plot of Inverter Voltage and Current Regulation Open Loop Trans-
fer Functions
By adopting resonant control with harmonic compensation control, the output
impedance ZS can be low at the harmonic frequencies Zhou et al. (2009a). But with
the voltage regulation loop bandwidth limited at 200 Hz, the 3rd harmonic compen-
sation peaking at 180 Hz is already sensitive to disturbances. Therefore alternative
method has to be considered and should be able to handle nonlinear loads.
2.3.2 Nonlinear Control
Sliding mode control (SMC) method proposed in Chiang et al. (1998) is a good
approach. It adopts two cascaded sliding mode controllers. The inner loop regulates
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the current and the outer loop regulates the voltage. However, they are designed in
analog domain. According to Furuta (1990) and Chan (1991), the stability range of
analog control is different to the digital one. For achieving large range of stability
and fast response to transient, a single voltage regulation loop sliding mode controller
is designed in discrete domain. The time domain state space equations are given in
(2.65). Applying the zero order hold transformation, the model can be written in
discrete domain with explicit state space equations in (2.66). The sliding surface
being considered is given in (2.67). And the voltage error is defined in (2.68). Apply-
ing Lyapunov stability equation (2.69), the stability criteria is given in (2.70)). By
defining the surface change rate in (2.71) the control principle can be given in (2.72).
However, the switching criteria need the information from the future S(k+1). By as-
suming the ∆S(k) equals ∆S(k−1), approximated switching criteria can be written as
in (2.73). And the designed control law is given in (2.74). The convergence speed in
sliding phase is defined by H. By equating (2.67) to zero, the convergence speed is
given in (2.75). For convergence, H has to be larger than 0. And for avoid oscillation
in the regulated voltage, H has to be less than 1. For fast convergence, H equals
0.995 is used in this design. Another design factor is FD which governs the reaching
phase. In (2.74) the uncontrolled disturbance is given by filter capacitor current. And
by setting FD to be 0.1, it covers 1 A capacitor current disturbance. Its simulation
result is given in Fig. 2.28. Compared to the linear control, the new sliding mode
control has faster response and lower voltage THD. The sliding mode voltage THD
with nonlinear load is 3.85 % compared to PR control at 9.71 %. For the purpose of
testing worst case, the inverter stage is started with a cosine voltage reference. The
first command given is at the maximum voltage when the output voltage is 0. The
surface plot is give in Fig. 2.29. And the system reaches the sliding surface in 0.5
ms, 20 samples.
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v˙Cf(t)
i˙Lf(t)
 =
 0 1Cf
− 1
Lf
0

vCf(t)
iLf(t)
+
− 1Cf 0
0 −VdcL
2Lf

 il(t)
uinv(t)
 (2.65)
vCf(k+1)
iLf(k+1)
 =
g11 g12
g21 g22

vCf(k)
iLf(k)
+
h11 h12
h21 h22

 il(k)
uinv(k)
 (2.66)
g11 g12
g21 g22
 =
 cos(ωcTsainv) Zinv sin(ωcTsainv)
− 1
Zinv
sin(ωcTsainv) cos(ωcTsainv)

h11 h12
h21 h22
 =
− 1Cfωc sin(ωcTsainv) VdcL2 − VdcL2 cos(ωcTsainv)
1− cos(ωcTsainv) VdcL2Lfωc sin(ωcTsainv)

S(k) = Ev(k) − Ev(k−1) +HEv(k−1) (2.67)
Ev(k) = V
∗
Cf(k) − VCf(k) (2.68)
V(k) =
1
2
S2(k) (2.69)
V(k+1) − V(k) = 1
2
(S(k+1) + S(k))(S(k+1) − S(k)) < 0 (2.70)
∆S(k) = S(k+1) − S(k) (2.71)

∆S(k) < 0 if 2S(k) + ∆S(k) > 0
∆S(k) > 0 if 2S(k) + ∆S(k) < 0
(2.72)
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
∆S(k) < 0 if δ = 3S(k) − S(k−1) > 0
∆S(k) > 0 if δ = 3S(k) − S(k−1) < 0
(2.73)
uinv(k) =
1
h12
[v∗C(k+1) − g11vC(k) + (H − 2)Ev(k) − (H − 1)Ev(k−1] + FDsign(δ) (2.74)
Ev(k+1) = (1−H)Ev(k) < e−HEv(k) (2.75)
Figure 2.28: SMC Controlled Inverter Load Voltage and Current Response to a 6 kW
Nonlinear Load Step in Compared to Linear Controlled
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Figure 2.29: Surface Plot from the Controller Showing Reaching Phase and Sliding
Phase at Startup of Regulation
2.4 CCA Model of SST
SST is considered for large scale system application. For the purpose of large
scale system simulation, the switching level detail is trivial. To accelerate large scale
system simulation, a cycle by cycle average (CCA) model of SST is developed, and
will be considered in later chapters for large scale simulation Zhao et al. (2009) Jiang
et al. (2012).
The rectifier and inverter stages are modeled as a controlled voltage source as
shown in Fig. 2.30 and Fig. 2.31. In those figures, the green lines highlight the pure
mathematical part of the model. The DHB stage seen from rectifier stage is a current
source drawing current from high voltage dc link. In rectifier stage model, Fig. 2.30,
56
the high voltage dc link voltage is derived as an integration of the negative sum of
the current drawn from rectifier and DHB. And mathematically written in (2.76). In
(2.76), iDHBh is the current drawn by DHB primary side from high voltage dc link
capacitor, iL1 is the rectifier converter side inductor current, and vrec is the rectifier
duty cycle. In Fig. 2.31, VdcL is the low voltage dc link voltage from DHB stage
calculation, vinv1 and vinv2 are the duty cycle for inverter in phase 1 and phase 2, iLf1
and iLf2 are the inverter side filter inductor current in phase 1 and phase 2.
r2     L2
C
r3
r1  L1Lg
Vg
VdcH
vrec
iL1
vrec
iL1 iDHBh
VdcHCdcH
1
s
1
Figure 2.30: Rectifier Stage Modeled in CCA Model
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Figure 2.31: Inverter Stage Modeled in CCA Model
VdcH =
−1
sCdcH
(iDHBh + iL1vrec) (2.76)
The DHB stage is modeled using the equation (2.40), with the block diagram
shown in Fig. 2.32. Similarly, the low voltage dc link voltage calculation is given
in (2.77). In (2.77), iDHBl is the DHB secondary side current injected into the low
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voltage dc link capacitor, iLf1 and iLf2 are the inverter filter inductor current in phase
1 and phase 2, vinv1 and vinv2 are the inverter duty cycle in phase 1 and phase 2, and
iDESD is the current injected by the DESD to low voltage dc link capacitor.
VdcL =
1
sCdcL
(iDHBl − iLf1vinv1 − iLf2vinv2 + iDESD) (2.77)
VdcL
4NXLDHB 
u1u3(1-|u3|/π )VdcH
ϕDHB
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ϕDHB
iDHBh
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iDESD
VdcLCdcL
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1
iLf1
vinv1
vinv2
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Figure 2.32: DHB Stage Modeled in CCA Model
By running the CCA model with the switching model simulation side by side, the
results are given in Fig. 2.33. Close matching at both transient and steady state is
achieved.
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Figure 2.33: Simulation Comparison between CCA Model and Switching Model
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Chapter 3
CONTROLLER HARDWARE IN THE LOOP SETUP
3.1 Introduction to RTDS
SSTs make power systems intelligent and reliable at the price of a complex dis-
tribution system. The major functionalities include: intelligent fault management
(IFM), intelligent energy management (IEM), and intelligent power management
(IPM) Huang (2010). These advanced power system functions are based on communi-
cations between different devices. At the same time, the communication is protected
by cyber security functions. In order to test system level control algorithms and com-
munication, controller code must be debugged in the actual digital signal processors.
On the other hand, the power system is too expensive to be built for full hardware
debugging. The power system modeled on the Real Time Digital Simulator (RTDS) is
a good choice for debugging. This makes the controller hardware-in-the-loop (CHIL)
platform a foundation for smart grid system-level research.
RTDS has been widely accepted by power system utilities since 1993. It is used
namely in power system relay testing Kezunovic et al. (1994), high voltage direct
current (HVDC) validation Giesbrecht et al. (1998), and all-electric ship study Steurer
et al. (2007). RTDS has shown its fidelity in MW scale power systems with frequency
response accurate to approximately 3 kHz. In 2005, RTDS published their small
time-step (< 2 µs) VSC model Maguire and Giesbrecht (2005). It demonstrates a 3
phase doubly fed induction generator (DFIG) used in type 3 wind generation with
a simulation time step of 1.67 µs. However, when it comes to single phase power
electronics simulation, the references are limited Qi et al. (2007) Jiang et al. (2014).
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Reference Jiang et al. (2014) discusses the issue of artificial switching losses in RTDS
and has shown the difficulties in tuning the valve parameters. Reference Jiang et al.
(2014) draws similar conclusions as Qi et al. (2007) for a CHIL simulation of an SST.
However, the overall power efficiency reported in Jiang et al. (2014) is no more than
40 % at half load which makes the simulation unacceptable for further studies.
This chapter proposes a method for single phase power electronic device simulation
in RTDS at the kilowatt level. The large artificial loss problem has been solved by
investigating and systematically applying the low-loss two-level VSC bridge (LEV2)
switching model. Also, by implementing SST control in a TI F28335 floating point
DSP, the basic functionalities of SST has been validated and demonstrated with a
CHIL setup. This setup can be used as a testbed for smart grid function validation
and stability analysis without risking high price power electronic devices. Further
communication through Ethernet has been implemented on top of the CHIL setup.
In section 3.2, details of the overall CHIL setup are explained. Section 3.3 investi-
gates the LEV2 model and its implementation in RTDS is described. The simulation
results are shown and analyzed in section 3.4, with conclusions drawn in section 3.5.
3.2 CHIL Setup
A diagram of the CHIL setup is shown in Fig. 3.1. The detailed SST switching
model using LEV2 is modeled on the RTDS at the Florida State University Center for
Advanced Power Systems (FSU-CAPS). Its controller is implemented using a North
Carolina State University (NCSU) DSP+FPGA board. The DSP+FPGA controller
board has two FPGAs handeling the periherals and one DSP for control implemen-
tation. The board measures the voltage and current quantities to be controlled and
sends out PWM pulses for each gate modeled in RTDS. The measured quantities are
sent out of RTDS through the 1MHz GTAO D/A channels Jiang et al. (2014). And
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the analog signals are sent to Interface Board 1. Interface Board 1 reroutes the signal
channels to fit in the controller board DB25 connecter. The on board 16-channel
ADC chip converts the analog signal to digital signals and fed into the first FPGA,
ADC FPGA. The ADC FPGA controls the conversion sequence of the ADC chips and
buffers the sampled data. Once the DSP is ready to read the ADC result, the FPGA
feeds data into DSP. The DSP excutes the major computation of control and duty
cycle generation. The duty cycles are fed into the second FPGA, PWM FPGA. The
PWM FPGA is programmed to receive duty cycle or PWM pulses and send pulses
to Interface Board 2. The pulses are adapted through Interface Board 2 which works
as a drive board. By increasing the driving effort from 3.3 V on board to 5 V off
board supply, Interface Board 2 triggers the optical coupler in the RTDS GTDI card.
The PWM pulses are read by RTDS through its GTDI channels which sample every
320 ns Technologies (2009). Therefore, seen from the controller board, the RTDS is
an actual SST. Currently, the controller board communicates with an ARM TS-7800
embedded computer using RS-232 protocol. The ARM receives SST controller com-
mands from and sends SST status to a PC over Ethernet. Similar hardware is used
for the DESD, with the difference that DGI is in full control of the DESD.
3.3 SST Modeling in RTDS
RTDS provides a powerful platform to demonstrate complex power systems. Its
small time-step VSC sub-network makes it possible to model power electronic devices.
Using CHIL techniques, complex high power level power electronic devices can be
simulated in real time without the risk of destroying the device. Such devices are
usually cost-prohibitive to be built. However, this simulator was originally designed
for megawatt transmission level simulation rather than kilowatt, single-phase, high
frequency power electronic devices at the distribution level. The main challenge is
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Figure 3.1: Controller Hardware in the Loop Testbed Setup Composed of RTDS, SST
Controller Board, TS-7800 ARM Board and Remote PC Control Terminal
the artificial losses in the PH3LEV2 model discussed in Jiang et al. (2014) and Qi
et al. (2007). PH3LEV2 model artificial loss is sensitive to the voltage and current
ratings as well as the damping factor set in the valve parameters. For the SST
application, multiple PH3LEV2 bridges connected together makes the artificial loss
harder to control. Trial and error efforts have been reported in Jiang et al. (2014).
The best SST CHIL power efficiency reported is 40 % at half load (10 kW), with 2 kHz
switching frequency. Therefore, the simulation does not provide valuable information
on the performance of SST.
The new switching model, LEV2, is shown in Fig. 3.2 for the two-leg H bridge
case. Fig. 3.2a shows the model masked in RTDS, and Fig. 3.2b shows the inalterable
terminal structure diagram hidden in the mask. The diagram in Fig.3.2b, even though
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cannot be seen directly in RTDS, provides important information on how the system
should be interconnected. The Π structure terminal is described by (3.1) through
(3.3). Lracth is the inductance of the reactors at the ac terminal, Ccapin is the total
capacitance of the dc terminal, Cracth is the artificial capacitance of the reactors at
the ac terminal, Lin is artificial dc rail inductance, and ∆Tsm is the small time step
length of the simulation. Cracth and Lin are artificial components for matching the
reflection time constant of the transmission line model.
(a) LEV2 Model Masked in RTDS
Lracth
Lracth
Cracth =   T
2/(2Lracth)
Cracth Cracth
Cracth Cracth
Lin =   T
2/Ccapin
Cin = Ccapin/2
Lin 
Cin Cin
CinCin
Lin 
(b) LEV2 Equivalent Model with Π Circuit at Terminals
Figure 3.2: LEV2 Model in RTDS
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Cracth =
∆T 2sm
2Lracth
(3.1)
Lin =
∆T 2sm
Ccapin
(3.2)
Cin =
Ccapin
2
(3.3)
This diagram is essential for single-phase modeling from three perspectives. First,
if the terminal reactance is ignored and LEV2 is used to model the rectifier stage as
shown in Fig. 3.3, unexpected modes will show up in the system. This is due to
the large external capacitors connected to the LEV2 voltage port. The high voltage
dc link capacitor Cdc is selected to match the 1 cycle 20 kW ride through, having
a value of 33.3 µF at 12 kV. When the default Ccapin value 0.003 µF is used, the
Lin inductance will be around 1.33 mH assuming the time step is 2 µs. Then the
inductance will resonate with the dc link at a frequency of 534.2 Hz. This resonant
is due to the impractical large inductance shown on the dc link of a voltage source
converter. In order to avoid this low frequency resonance, the Ccapin has to have a
large value. The highest value Ccapin can have for the rectifier stage is the high voltage
dc link capacitance value. When Ccapin is 33.3 µF, Cin is 16.6 µF. The four Cin are
connected in parallel and then in series giving 16.6 µF total. The other 16.6 µF is
contributed by the DHB primary side. The same logic applies to the low voltage dc
link. Similarly for the current port, Lracth has to be set to the full inductance value in
order to avoid the large Cracth value for low frequency resonance and high frequency
ground leakage current.
Secondly, there will be large common mode ground leakage current when connect-
ing the rectifier stage to a single phase system. From Fig. 3.3, the Π transmission
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Figure 3.3: LEV2 Explicit Model with Extra DC Link Capacitor
line structure introduces parasitic capacitance into the circuit which should be in the
range of pico-farads. However, the Ccapin should be 33.3 µF to avoid low frequency
dc link ringing, as discussed in the last paragraph. Then the contradiction of se-
lecting the capacitance value brings trouble into single phase system modeling. For
a three-phase system, the grounding point is natural. But for single-phase systems,
these unavoidable grounding points introduce large ground currents and therefore
large power losses. This analysis indicates that if an inverter is modeled using LEV2,
it has to use a split phase structure to avoid large grounding current.
Last, when multiple stages are connected all of the grounding points are connected
together in RTDS, which is usually unexpected for isolated converters such as the
DHB stage in the SST. One of the reasons for using a transformer is to provide
galvanic isolation between the primary and secondary side. The transformer also
isolates the ground current loop. However, LEV2 fixes all center tap capacitors to
ground. Therefore, the primary and secondary of the high frequency transformer are
connected to the same point without galvanic isolation.
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With this intrinsic structure in mind, the single-phase three-stage SST is modeled
with a DESD. The system structure of the SST using LEV2 is given in Fig. 3.4,
explicitly showing the unavoidable terminals. Comparing Fig. 2.1 and Fig. 3.4, the
terminal transmission line structures are used to model the voltage or current ports
of a power electronic device by appropriately selecting values of Lracth and Ccapin. For
the current port, a large inductance value is needed, such as half of the rectifier stage
input filter L1 shown in Fig. 2.1. For the voltage port, a large capacitance value
is needed such as the dc link capacitor, namely CdcH and CdcL. Therefore, with the
LEV2 model, the system structure is much simpler in appearance without explicit
dc link capacitors. The grid side inductor shown in Fig. 2.1 is modeled by a small
time step interface transformer. This interface transformer, having a turns ratio of
1, is used for connecting the small time step bridge box with the large time step
power system. This transformer has its own unavoidable leakage inductance which
can be used as a grid side inductor. Another change from Fig. 2.1 to Fig. 3.4 is the
DESD configuration. If a single phase synchronous buck converter is used directly,
due to the hidden grounding in the middle of the SST 400 V dc link and DESD, the
capacitor connected to the negative rail will be shorted. For this reason, a full bridge
buck converter is adopted. With the SST parameters considered, the settings for the
model are listed in Tables 3.1. Different from the PH3LEV2 model, the AC RMS
L-N Voltage, ackv, AC RMS Line Current, acka, and AC Rated Frequency, acfq, do
not affect the switching losses. In RSCAD version 4.003, the only constraint on these
parameters is that the inductance of the ac reactors must be more than 0.04 p.u. of
the combination of ackv, acka, and acfq as indicated in (3.4).
Lracth > 0.04
ackv
acka× 2pi × acfq (3.4)
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Figure 3.4: Explicit SST Structure in RTDS Using the Proposed Modeling Method
Table 3.1: LEV2 Bridge Parameters
Parameters Rectifier DHBh DHBl Inverter DESD
Reactors resistance (ractr) Ω 1 0 0 0 0.2
Reactors Inductance (racth) H 0.1106 0.004 5e-6 0.001 0.02
DT line capacitance(capin) µF 33.3 33.3 8400 8400 8400
DT line resistance (resin) Ω 0.1 0 0 0 0.1
Valve ON Resistance (rvlon) Ω 0.0001 0.0001 0.0001 0.0001 0.0001
Valve OFF Resistance (nlof) Ω 1e9 1e9 1e9 1e9 1e9
Snubber Capacitance (snbc) µF 0.1 0.1 0.1 0.001 0.1
Snubber Resistance (snbr) Ω 5× 105 5× 105 5× 105 5× 105 5× 105
The SST is controlled to have a switching frequency of 6.0 kHz by the DSP+FPGA
controller board. The SST model is assigned to 2 GPC processors on the RTDS. The
small time step size is 2.632 µs, and the large time step size is 50 µs.
3.4 Simulation Result and Analysis
In order to validate the model’s low artificial power loss advantage and SST basic
functionalities, a small smart grid is modeled in RTDS. The CHIL SST is connected
to a 60 Hz 7.2 kV ac voltage source through a breaker. At the 7.2 kV terminal of
the SST, a 10 kW load is connected. These three components connected to the SST
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are modeled in the RTDS large time step environment as shown in Fig. 3.5. Placing
the SST VSC bridge box in the large time step environment, the SST can be used in
the conventional power grid simulation just as any other power system device. It also
allows the modeled CHIL SST to be reused in different grid configurations. In the
small time step bridge box, a 20 kW load is connected to the 240 V ac side and the
DESD is connected to the 400 V dc bus as shown in Fig. 3.5. It should be noticed
that Fig. 3.4 shows all the components modeled in the small time step environment in
detail. The connection between the large and small time step models is the interface
transformer mentioned in the previous section. The 7.2 kV ac source models the main
grid as an infinite bus. The 7.2 kV 10 kW resistor mimics a slave SST consuming
power at unity power factor without mode changing from grid connected mode to
grid islanded mode. The breaker works as a fault isolation device (FID). When the
FID realizes a fault, it sends out a fault signal to the master SST and DESD for mode
changing. However, the SST cannot switch modes immediately since the breaker only
acts when the current crosses zero.
Therefore, in order to have a seamless transition the SST has to pick up the volt-
age at the point when the breaker current crosses zero. Assuming a unity power
factor working condition before the breaker opens, the time of current zero crossing
through the breaker is close to that of the SST. Then the SST is set to change control
modes when it detects its 7.2 kV port current crossing zero. However, there are three
factors that contribute to non-ideal transition. First, there is current phase difference
seen by the breaker and SST due to voltage drop across the interface transformer
inductance. Another factor contributing to transients at mode change is the rectifier
stage controller. The grid voltage controller using K factor introduces 60 Hz tracking
error on voltage magnitude and phase. Also, at the moment of controller change,
the voltage controller states are initiated from zero. Therefore, even with communi-
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cation between the FID and SST, a disturbance is still expected. With this setup,
four different working conditions will be discussed: grid connected mode SST at 20
kW power consumption, grid connected mode SST with 10 kW reverse power flow,
transition from grid connected mode to grid islanded mode, and SST supporting 7.2
kV ac grid voltage.
CHIL 
SST
DESD
7.2 kVAC
Breaker10 kW 
Load
20 kW 
240 VAC 
Load
400 VDC
Small time step 
VSC Bridge Box
Large time step
Modeled in RSCAD
Figure 3.5: RTDS Small and Large Time Step Model Interconnection Scheme
In grid connected mode at 20 kW power consumption the SST is modeled using
LEV2 in a simulation only scenario (no CHIL), and the power delivery efficiency is
around 96 % (22.6 kW input, 21.7 kW output power). The CHIL SST 20 kW full
load operation waveforms are exported from RSCAD and plotted using MATLAB
in Fig. 3.6. From top to bottom, Fig. 3.6 shows the grid side voltage in kV, grid
side current in A, high voltage dc link voltage in kV, low voltage dc link in V, load
voltage in V, and load current in A. The high voltage dc link voltage varies at 120
Hz from 11.87 kV to 12.09 kV. The low voltage dc link 120 Hz ripple is controlled
to 7 % of 400 V. Using basic math functions and a low pass filter in RSCAD, the
input power, output power, and percent efficiency are plotted. The CHIL simulation
shows an efficiency around 95 % (21.065 kW input, 20 kW output). From the plots
in Fig. 3.6, the SST functions as expected. The switching loss problem has also been
resolved. In addition, a higher switching frequency of 6 kHz is achieved compared
to the 2 kHz 40 % efficiency at half load reported in Jiang et al. (2014). Another
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source of power loss due to common mode current is investigated in Fig. 3.7. This
figure shows the rectifier stage common mode current with respect to the 7.2 kV grid
voltage. By using the symmetric structure, the common mode current peak is limited
to 5 µA.
Figure 3.6: CHIL Simulation Result of SST in Grid Connected Mode Consuming 20
kW Power
Fig. 3.8 shows the SST injecting 10 kW power back into the grid in grid connected
mode. This reverse power flow is achieved by the DESD injecting 75 A into the low
voltage dc link as shown in Fig. 3.9. By controlling the voltage on the two dc links,
power balance between the three ports has been achieved. With this functionality,
71
Figure 3.7: Rectifier Stage Common Mode Current Plotted with Grid Voltage
optimal power flow within the distribution system can be achieved by controlling the
DESD current injection. In the current waveform, 120 Hz dc link voltage disturbance
is well rejected. This validates the effectiveness of the controller implemented on the
DESD controller board.
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Figure 3.8: CHIL Result of SST in Grid Connected Mode Injecting 10 kW Back into
7.2 kV AC Grid
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Figure 3.9: CHIL Result of DESD Injecting 75 A into 400 V DC Link in Grid Con-
nected Mode
When the simulated system changes from grid connected mode to grid islanded
mode, the control mode of the SST changes from grid connected to islanded mode.
The DESD controls the 400 V dc link, the DHB controls the 12 kV dc link, and the
rectifier controls the 7.2 kV ac grid voltage. The transition is shown in Fig. 3.10.
Before the islanding, 20 kW of power flows from the grid side to the 240 V load side.
After the island forms, 30 kW of power flows out of the DESD, with 20 kW being used
to support the 240 V local ac load. The other 10 kW is injected through the DHB
and rectifier supporting the 7.2 kV grid voltage. From Fig. 3.10, 7.2 kV voltage is
sustained without a large transient and the current reverses direction smoothly at the
zero crossing without inrush current. The 12 kV dc link experiences a voltage dip after
the mode change as the power flow on the DHB cannot be reversed instantaneously.
The 400 V dc link sees a 60 V voltage dip and recovers within three 60 Hz cycles.
This transient will be reduced if the SST is in a reverse power flow state before the
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grid islanding. The load voltage and current plots show that the transition at the
7.2 kV side does not affect the 240 V load. The peak distortion only appears in
the first three cycles after the transition. A detailed grid mode changing sequence is
shown in Fig. 3.11. A simulated relay detects the fault at 0.01 s and sends out the
mode transition signal. However, the current does not immediately cross zero and the
breaker does not open. The SST receives the fault flag and waits for the next current
zero crossing. Then the SST changes modes at 0.0155 s as its terminal current crosses
zero. This detailed plot matches the expected behavior of the code programmed in
the controller board and validates the grid voltage support function of the SST.
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Figure 3.10: CHIL Result of SST Transition from Grid Connected to Grid Islanded
Mode Supporting 10 kW Load at 7.2 kV AC Side
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Figure 3.11: Measured Quanitites during a Mode Changing Sequence: Grid Con-
nected to Grid Islanded
From the simulation results shown above, the artificial power loss problem has
being solved by adopting the LEV2 model systematically. Using the symmetrical
structure, the ground leakage current is limited also. The first two working modes
as well as the mode transitions have been validated using CHIL simulation. These
results build confidence in using the setup for future studies.
3.5 Conclusion
RTDS Technologies has released a new VSC switching model named LEV2. How-
ever, it has a masked structure that drastically affects single phase modeling appli-
cations. By using the new model and the techniques introduced in this chapter, the
artificial losses in the SST model are significantly reduced. Additionally, this chap-
ter described the modeling of a single-phase three-stage 20 kW 6 kHz 7.2 kV to 240
V SST with DESD in RTDS using LEV2. The setup of the CHIL testbed and the
step-by-step procedure of the modeling are presented. The CHIL implementation
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demonstrates accurate modeling and 95 % SST efficiency. After the artificial loss
problem was solved, the CHIL testbed has been used to develop an SST controller
capable of both grid connected and islanded modes. The capability of the CHIL SST
included in a complex real time system simulation has been demonstrated.
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Chapter 4
ROBUST CONTROLLER DESIGN FOR SST IN GRID ISLANDED MODE
4.1 Introduction
In grid connected operation mode, SSTs with communication between each other
can optimize the distribution power flow. When the main grid has fault, an islanded
grid is formed by SSTs. Taking the advantage of available communications, master-
slave control structure can be adopted. The SST with highest energy storage is
selected to be the master SST maintaining the grid voltage. And it adopts the
control structure as shown in Fig. 4.1. All the other SSTs control their terminal
current in the network and work as they were connected to the main grid. However,
the islanded grid formed by SSTs does not possess the large inertia from main grid
generators Coelho et al. (2002). This pure power electronics system is subject to grid
impedance uncertainties, load uncertainties and structure uncertainties. To design a
robust master SST voltage controller, the uncertainties need to be considered in the
stage of design. Other than the structured uncertainties, the slave SSTs may trip
off the grid due to internal fault or being less critical loads. This makes the system
structure being uncertain. From the point of impedance analysis Sun (2011), each
slave SST can be thought of as a current source paralleled to an equivalent impedance
and the master SST can be thought of as a voltage source in series with an equivalent
impedance. The largest system structure deviation from nominal seen by the master
SST is when no slave SSTs connected. Therefore, a robust design has to guarantee
that the equivalent voltage source itself is stable at no load.
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Figure 4.1: Master SST Control Structure for Islanded Mode Operation
4.2 7 SST System Modeling
The system being considered is a variation from conventional IEEE 13 bus test
feeder Distribution System Analysis Subcommittee (2000) Kersting (2015). The net-
work considered is shown in Fig. 4.2 with 7 SSTs connected. For considering the
worst case grid mode transition, the master SST is selected to be SST 5 the farthest
from main grid connection point. Each SST has the four-stage structure as shown
in Fig. 4.1. For accurate modeling of the system, the inner active damping loop
delay Pan et al. (2014) is considered for precise modeling of the system. Instead
of considering it in Z domain, Pade´ approximation is used to model the loop delay
effect Corradini et al. (2015). The block diagram of the system is shown in Fig. 4.3
considering the component connection modeling method Chandorkar (1995).
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Figure 4.2: 7 Node SST Network Modified from IEEE 13 Bus Feeder
Grid SSR model
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Figure 4.3: Component Connection Modeling Block Diagram Representing 7 SST
System in Master-slave Control Structure
4.2.1 Grid Modeling
In conventional power system analysis tools such as DSAtool, grid voltage is
fed into generator dynamic model and generator terminal current fed back into the
grid for power flow solution. Taking this convention, the grid is modeled with SST
injected current as input and SST terminal voltage as output. For converter system,
the decoupling is achieved with high resistance at converter terminal Chandorkar
(1995). It can be considered as surge arrestor at the front end of the SST or load that
directly connected at 7.2 kV without through SSTs. The grid is modeled in state
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space representation (SSR) form as in (4.1) to (4.4). The detailed Ag Bg Cg and Dg
matrix are given in appendix (A.1) to (A.4). There are total 7 state variables for
the 7 node microgrid.

X˙g = AgXg +BgUg
Yg = CgXg +DgUg
(4.1)
XTg =
[
i12 i23 i34 i45 i56 i67 i71
]
(4.2)
UTg =
[
ig1 ig2 ig3 ig4 ig5 ig6 ig7
]
(4.3)
Y Tg =
[
vg1 vg2 vg3 vg4 vg5 vg6 vg7
]
(4.4)
4.2.2 Slave SST Model
The slave SST rectifier stage has been discussed in detail in chapter 2. And the
system is modeled in continuous domain using SSR. For close approximating the delay
effect in active damping loop, the first order Pade´ approximation shown in (4.5) is
used. The system model is represented in SSR as in (4.6) to (4.9).
Delay = e−1.5sTsa ≈ −1.5s
Tsa
2
+ 1
1.5sTsa
2
+ 1
(4.5)

X˙ki = AkiXki +BkiUki
Yki = CkiXki
(4.6)
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Aki =

−(r1+r3+GaGC2VdcH)
L1
(r3+GaGC2VdcH−KPGC2VdcH)
L1
−1
L1
KrGC2VdcH
L1
0
r3
L2
−(r2+r3)
L2
1
L2
0 0
1
C
−1
C
0 0 0
0 −1 0 −2ξoωo −ω2o
0 0 0 1 0

(4.7)
BTki =
KPGC2VdcHL1 0 0 1 0
0 −1
L2
0 0 0
 (4.8)
CTki =
[
0 1 0 0 0
]
(4.9)
XTki =
[
i1 i2 v3 xpr1 xpr2
]
(4.10)
UTki =
[
Icmd vgx
]
(4.11)
Y Tki =
[
igx
]
(4.12)
In (4.6) and (4.12), the output of the model is the grid side inductor current igx
modeled as a current source. And also this is one of the inputs to the grid model
as shown in (4.3). In (4.6) and (4.12), there are two inputs to the system. The
second input is the grid voltage vgx on the fictitious resistors. When connecting the
rectifier model with the grid model, it is one of the seven output as show in (4.4).
However, the first input Icmd is an external sinusoidal signal. It has a magnitude
varying and phase varying. For the simplicity of the analysis, the unity power factor
is assumed and the nominal current magnitude is assumed. With this assumption,
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the current value will be proportional to the grid voltage with a gain of Giv. Later,
the assumption of nominal current magnitude is relaxed. With the constraints added,
the rectifier model can be represented as in (4.13) to (4.15) and can be connected to
the grid model without external input.

X˙ki = AkiXki +BkivUkiv
Yki = CkiXki
(4.13)
BTkiv =
[
GivKPGC2VdcH
L1
−1
L2
0 Giv 0 KPGC2Giv
]
(4.14)
UTkiv =
[
vgx
]
(4.15)
4.2.3 Master SST Model
For the master SST rectifier, there is a controller to be designed. And this con-
troller will work as the outer loop of the current control loop. Therefore, the voltage
control rectifier model is close to the one in (4.6) but with two outputs. The first
set of input and output will be used for connecting the controller to be designed and
forms the close loop. The second set will be the pair connects to the grid model as
shown in Fig. 4.3. The model is given in (4.16) to (4.22).

X˙kv = AkvXkv +BkvUkv
Ykv = CkvXkv
(4.16)
Akv = Aki (4.17)
Bkv = Bki (4.18)
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CTkv =
r3 −r3 1 0 0
0 1 0 0 0
 (4.19)
Xkv = Xki (4.20)
Ukv = Uki (4.21)
Y Tkv =
[
v3 i2
]
(4.22)
4.2.4 Microgrid Model
Connecting the network model (4.1) current control model (4.13) and voltage
control model(4.16) as shown in Fig. 4.3. The overall system model bode plot seen
by the master SST voltage regulation loop is shown in Fig. 4.4. In Fig. 4.4 the plant
with no load is plotted in red for the purpose of considering structure variation. The
nominal 7 SST system model has 49 states in total.
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Figure 4.4: Bode Plot of Nominal System and No Load System Plant Transfer Func-
tion
4.3 Robust Control Design
The master SST has the responsibility of keeping the system stable regardless
of the grid impedance variation, other SST power consumption and its own dc link
voltage variation. Generally, the system has to have robust stability and performance
with the controller to be designed. The mathematical definitions for robust stability
and performance are defined and explained. A general system can be seen as nominal
plant P , expected uncertainties ∆ and controller K as shown in Fig. 4.5 Skogestad
and Postlethwaite (2005). w represents the exogenous inputs, such as references, and
z represents the exogenous outputs, such as errors. The system robust performance
is evaluated with a ∆ − N structure as shown in Fig. 4.6. By linear fractional
transformation (LFT), the block N transfer function can be related to P and K as in
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(4.23). And similarly with the LFT, the system closed loop transfer function F can
be expressed as shown in (4.24) considering the uncertainties ∆. If N is internally
stable and F is stable for all the uncertainties ∆, then the system is robust stable.
And if N is internally stable and ||F ||∞ the norm is less than 1 for the normalized
system, the system has robust performance.
Figure 4.5: General Control System Configuration
Figure 4.6: System ∆−N Modeling Structure
N = P11 + P12K(I − P22K)−1P21 (4.23)
F =
z
w
= N22 +N21∆(I −N11∆)−1N12 (4.24)
The system stability and performance can be summarized Skogestad and Postleth-
waite (2005):
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1. Nominal Stability: N is internally stable
2. Nominal Performance: ||N22||∞ < 1 and nominal stable
3. Robust Stability: F = Fu(N,∆) is stable ∀∆, ||∆||∞ 6 1 and nominal stable
4. Robust Performance: ||F ||∞ < 1, ∀∆, ||∆||∞ 6 1 and nominal stable
There is another structure derived from ∆ − N structure for simplified system
robust stability analysis. It is shown as in Fig. 4.7. If N is stable its fractions N11
N12 N21 and N22 are all internally stable. The only portion that will affect the system
stability is N11 connecting the uncertainties ∆. Therefore, define M as in (4.25), if the
∆−M system is stable, the system is robust stable with respect to the uncertainties.
Figure 4.7: System ∆−M Modeling Structure
M = N11 (4.25)
A robust controller has to guarantee system robust stability. Beyond robust stabil-
ity, it has to shape the loop with robust performance. This controller can be designed
by different methods. The H∞ and µ synthesis are the typical ways for linear robust
controller design.
4.3.1 Glover McFarlane H∞
Glover McFarlane H∞ loop shaping is proposed by Duncan McFarlane and Keith
Glover McFarlane and Glover (1992). It considers nominal transfer function Gd of an
uncertain plant Gp being factorized into two stable normalized left co-prime transfer
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functions Ml and Nl as shown in (4.26). Mathematically it is described as in (4.26)
and (4.27). In (4.28) the ∗ means complex conjugate transpose or Hermitian matrix.
And the uncertainties being considered are on the left co-primes, ∆Ml and ∆Nl, are
shown in (4.28). The system block diagram is as shown in Fig. 4.8. Also it can be
seen as the uncertainties of the plant transfer function poles and zeros.
Gd = M
−1
l Nl (4.26)
Gp = (Ml + ∆Ml)
−1(Nl + ∆Nl) (4.27)
MlM
∗
l +NlN
∗
l = I (4.28)
Figure 4.8: Plant Uncertainty Assumption of Glover McFarlane H∞ Loop Shaping
Method
The synthesis goal is optimizing the controller to tolerate the largest co-prime
uncertainties as shown in (4.29). The operator || · ||∞ means H∞ norm. The transfer
function written in the right hand side in the H∞ norm of (4.30) is from w to z1 and
z2, as shown in Fig. 4.8. By considering the small gain theorem Rodriguez (2004), the
maximization for ε in (4.29) is the same as minimization for γ in (4.30). Therefore,
the Glover McFarlane H∞ design goal is finding the K which minimize γ.
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||[∆Ml∆Nl]||∞ < ε (4.29)
γ = ||
K
I
 (I −GdK)−1M−1||∞ 6 1
ε
(4.30)
In order to synthesis the controller having the desired loop shape, two weighting
function blocks W1 and W2 are considered as shown in Fig. 4.9. The loop shape of the
plant with these weighting functions is the desired loop shape to be met with the con-
troller K and plant Gd. K∞ is the intermediate controller without the two weighting
functions augmented in. The first weighting function W1 is generally used for shaping
the open loop transfer function and the second is usually a constant matrix Skoges-
tad and Postlethwaite (2005). MATLAB control toolbox has the function ’ncfsyn’
which can return the minimum γ of the design and the controller K, W1K∞W2, with
weighting functions augmented in as shown in Fig. 4.9. The input of the MATLAB
function is the nominal plant and the two weighting functions MathWorks (2017).
Figure 4.9: Weighting Function Used in Glover McFarlane H∞ Loop Shaping Method
4.3.2 µ Analysis and µ Synthesis Method
The problem of the H∞ method is that the uncertainty is not related to physical
quantities. In order to specify the uncertainties to the actual physical quantity, the
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structured singular value, µ is considered. The uncertainty that µ analysis consid-
ering is extracted out from the system as ∆ shown in Fig. 4.6. For the simplicity
of definition, the ∆ − M structure shown in Fig. 4.7 is used for robust stability
analysis. The smallest structured uncertainty ∆ (measured in terms of σ(∆)) which
makes the matrix I−M∆ singular is defined as the inverse of the structured singular
value. The structured singular value of the plant is defined as in (4.31) Skogestad and
Postlethwaite (2005). The system stability is analyzed using the small gain theorem.
The small gain theorem by looking at the norm product of two stable sub-systems is
conservative on stability Rodriguez (2004). This means µ less than 1 is the sufficient
but not necessary condition for the system being stable. If µ is less than 1, the sys-
tem is stable with the expected uncertainties ∆. The edge of the guaranteed robust
stability will be reached when the uncertainty is scaled up by 1/∆. And if ∆ is larger
than 1, the system is not guaranteed to be stable. In order to make the unstable
system back to stable, the uncertainty variation range has to be reduced to 1/∆ of
the original range.
µ(M)−1 = min
∆
{σ¯(∆)|det(I −M∆) = 0 for structured ∆} (4.31)
For designing controller using µ as index, the method is called µ synthesis. For
solving the µ synthesis optimization the DK iteration is used Skogestad and Postleth-
waite (2005) Balas et al. (1998). For the K step, it solves an H∞ controller with the
scaled problem formed by (4.32). The formation of the iteration is as shown in Fig.
4.10. For the D step, controller K is fixed. Another optimization (4.33) is conducted
at every frequency to be investigated. Then D, a stable and minimum phase transfer
function, is used to fit the discrete Dω value from the analysis. With the updated D,
it goes to the next K step and iterate. The iteration ends when the H∞ norm does
not decrease further or the singular value peak smaller than 1.
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
min
K
||DN(K)D−1||∞
constraint: D fixed
(4.32)

min
Dω
σ¯(DωN(K)D
−1
ω )
constraint: K fixed
(4.33)
Figure 4.10: DK Iteration Formulation for µ Synthesis
It is clear that µ synthesis can be used to consider a specific uncertainty in the
system with its physical interpretation. This advantage over Glover McFarlane H∞
loop shaping makes it a better tool for the controller design. After the completion of
the design, µ analysis can be used to validate the robustness of the system. The first
difficulty in conducting the µ synthesis is at uncertainty modeling. The selection of
the appropriate weighting function will be discussed. With uncertainty and weighting
function selected, the controller can be designed by MATLAB using DK iteration
’dksyn’ Balas et al. (1998).
4.4 Uncertainty Modeling
As introduced in section 4.3.2, by conducting µ synthesis, the uncertainty can be
considered at the stage of controller design. The way it is considered is through LFT
Gu et al. (2005). This section starts with introduction of LFT. Then the modeling
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of the physical uncertainties are introduced. Last, the system input uncertainty is
modeled.
4.4.1 Linear Fractional Transformation
An example of a simple uncertain system can be shown as in (4.34). The pole of
the system is shifted from -1 by δunc. In block diagram, it can be shown as Fig. 4.11.
On purpose the inverse additive uncertainty is taken out of the nominal feedback.
The SST of the system can be shown as (4.35) and (4.36).
Gunc =
1
s+ 1 + δunc
(4.34)
x˙ = −x+
[
−1 1
]∆u
u
 (4.35)
z
y
 =
1
1
x (4.36)
Figure 4.11: LFT Simple Example in Block Diagram
It is clear that if ∆u is zero from input u to output y or z are both the nominal
plant transfer function as in (4.37). While if u is zero, from input ∆u to output y
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or z are both the negative of the nominal plant Gnom. Therefore the system can be
fractionalized as shown in Fig. 4.12. A generalized system LFT is presented in Fig.
4.13. The transfer function from input U to output Y is given in (4.38). This general
plant is a multi-input and multi-output (MIMO) system. For validation the single
input and single output (SISO) example values are substituted into (4.38). And it
leads to (4.39).
Gnom =
1
s+ 1
(4.37)
Y = [P22 + P21∆(I − P11∆)−1P12]U (4.38)
y = [Gnom −Gnomδunc(1 +Gnomδunc)−1Gnom]u
y =
Gnom
1 +Gnomδunc
u
y =
1
s+ 1 + δunc
u (4.39)
Figure 4.12: Uncertain System Example Represented in LFT Structure
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Figure 4.13: Generalized LFT Structure
So far, the uncertainties are modeled to form a loop from the upper channels of
the fractionalized nominal plants. This LFT is called upper linear fractional trans-
formation (ULFT). It can also be looped with lower channels which is called lower
linear fractional transformation (LLFT). Its block diagram and transfer functions are
given in Fig. 4.14 and (4.40). However, it is rarely used for uncertainty modeling.
Generally LFT is used for connecting two systems and form a loop. In Fig. 4.5, it is
clear that the uncertainties are connected to the nominal plant with ULFT and the
controller is connected to the nominal plant with LLFT.
YL = [PL11 + PL12∆L(I − PL22∆L)−1PL21]UL (4.40)
Figure 4.14: Lower LFT Configuration
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4.4.2 Grid Physical Uncertainties
The grid physical uncertainties are typically the grid impedances. Due to the
aging or weather change the impedance of the line will deviates from its nominal
value. Also, for generality the resistor at the terminal of SSTs has uncertain values.
By considering the 7 SST microgrid, there are 14 uncertainties on line impedance and
7 uncertainties on terminal resistors.
Taking one row in (4.1) as example, the current change on line 1-2 is rewritten
in (4.41). For modeling the uncertainty on a resistor the value need to be replaced
by an expression with uncertainty in (4.42). Where Runc is the uncertain resistance
value, the Rnom is the nominal resistance value in Ω, PR is the maximum percentage
of uncertainty of the resistance and δR is arbitrary number varying from -1 to 1.
The inductor uncertainty is modeled in the denominator which can be expressed as
in (4.43). Where Lunc is the uncertain inductance value, the Lnom is the nominal
inductance value in H, PL is the maximum percentage of the inductance uncertainty
and δL is arbitrary number varying from -1 to 1. The equations (4.42) and (4.43) can
be represented in LFT in block diagram in Fig. 4.15 and Fig. 4.16. And the equation
(4.41) is represented in block diagram in Fig. 4.17. When combining Fig. 4.17 with
Fig. 4.15 and Fig. 4.16, the nominal plant considering uncertainty as ULFT is shown
in Fig. 4.18. Compared to Fig. 4.17, Fig. 4.18 has two extra inputs and two extra
outputs for connecting the uncertainties.
i˙12 = −R12
L12
i12 − 1
L12
vg2 +
1
L12
vg1 (4.41)
Runc = Rnom(1 + PRδR) (4.42)
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1Lunc
=
1
Lnom(1 + PLδL)
(4.43)
Figure 4.15: Block Diagram Representing Uncertain Resistance
Figure 4.16: Block Diagram Representing Uncertain Inductance
Figure 4.17: Block Diagram Representation of Line Current Connecting Node 1 and
Node 2
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Figure 4.18: Nominal Line Current Representation Considering Uncertainties
In (4.41) the voltage is an implicit variable depends on the line current and injected
current and can be represented as in (4.44) and (4.45). The only uncertain quantity in
these equations are the terminal resistance. (4.44) and (4.45) has the same structure.
The structure is shown in Fig. 4.19 taking (4.44) as an example. It is a typical resistor
uncertainty representation.
vg1 = (i71 + ig1 − i12)Rg1 (4.44)
vg2 = (i12 + ig2 − i23)Rg2 (4.45)
Figure 4.19: Nominal Terminal Resistor Voltage Representation Considering Uncer-
tainties
Connecting Fig. 4.19 and Fig. 4.18, the equation (4.41) can be rewritten with
independent uncertainties as shown in (4.46). Compared to the first row in (4.1),
(4.46) has four extra inputs. Similarly the other grid current states can be rewritten
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with uncertainties. And the overall grid uncertain model can be written as (4.47)
to (4.59). The derivatives of states see the uncertainties effects through the Bgunc1
in (4.50). The inputs have 21 uncertainties and 7 current injections to the system
is shown in (4.58). The outputs of the system includes 21 uncertainties and 7 node
voltages in (4.59). The system is built into 28 input and 28 output and 7 states.
i˙12 =
−Rg1 −Rg2 −R12
L12
i12 +
Rg2
L12
i23 +
Rg1
L12
i71
+
Rg1
L12
ig1 − Rg2
L12
ig2
−PL1qL1 − PR1
L12
qR1 − P16
L12
q16 +
P15
L12
q15
(4.46)

X˙gunc = AguncXgunc +BguncUgunc
Ygunc = CguncXgunc +DguncUgunc
(4.47)
Agunc = Ag (4.48)
Bgunc =
[
Bgunc1 Bgunc2 Bgunc3 Bg
]
(4.49)
Bgunc1 = diag
[
−PL1 −PL2 −PL3 −PL4 −PL5 −PL6 −PL7
]
(4.50)
Bgunc2 = diag
[
−PL1
L12
−PL2
L23
−PL3
L34
−PL4
L45
−PL5
L56
−PL6
L67
−PL7
L71
]
(4.51)
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Bgunc3 =

Pg1
L12
−Pg2
L12
0 0 0 0 0
0 Pg2
L23
−Pg3
L23
0 0 0 0
0 0 Pg3
L34
−Pg4
L34
0 0 0
0 0 0 Pg4
L45
−Pg5
L45
0 0
0 0 0 0 Pg5
L56
−Pg6
L56
0
0 0 0 0 0 Pg6
L67
−Pg7
L67
−Pg1
L71
0 0 0 0 0 Pg7
L71

(4.52)
Cgunc1 = diag
[
R12 R23 R34 R45 R56 R67 R71
]
(4.53)
CTgunc =
[
ATg C
T
gunc1 C
T
g C
T
g
]
(4.54)
Dgunc1 =
 07×7 Dg
−Bgunc1 Dg
 (4.55)
DTgunc =
BTgunc 028×7
DTgunc1
014×14

 (4.56)
Xgunc = Xg (4.57)
UTgunc =
[
qL1 · · · qL7 qR1 · · · qR7 qg1 · · · qg7 UTg
]
(4.58)
Y Tgunc =
[
pL1 · · · pL7 pR1 · · · pR7 pg1 · · · pg7 Y Tg
]
(4.59)
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4.4.3 Input Uncertainties
The current control rectifiers receive arbitrary current command in operation as
uncertainties. The voltage control rectifier has its dc link voltage variation with
120 Hz ripple seen as an uncertain gain for the system. The peak of the AC current
command can be adapted from 0 A to 4 A for no load to 20 kW full load consumption.
This is an uncertainty on the gain, Giv, in (4.14). For taking the uncertainties into
consideration, Giv can be expressed as in (4.60). The current command uncertainty
can be represented in Fig. 4.20.
Giv = Givnom(1 + Pivδiv) (4.60)
Figure 4.20: Slave SST Current Command Uncertainty Represented in Block Diagram
Similar to modeling the uncertainties on the grid parameters, the uncertainties
augmented into the system is rewritten from (4.13). The new current control rectifier
is modeled with uncertainties as in (4.61) to (4.69). The SISO system of a current
controlling rectifier is built into a two input two output system due to the uncertainty
on the current command. The uncertainty affects the states through Bkiunc1.

X˙kiunc = AkiuncXkiunc +BkiuncUkiunc
Ykiunc = CkiuncXkiunc +DkiuncUkiunc
(4.61)
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Akiunc = Aki (4.62)
Bkiunc =
[
Bkiunc1 Bkiv
]
(4.63)
CTkiunc =
[
06×1 Cki
]
(4.64)
DTkiunc =
0 Givnom
0 0
 (4.65)
Xkiunc = Xki (4.66)
UTkiunc =
[
qivx vgx
]
(4.67)
Y Tkiunc =
[
pivx igx
]
(4.68)
BTkiunc1 =
[
PivKPGC2VdcH
L1
0 0 Piv 0 PivKPGC2
]
(4.69)
With the grid uncertainty considered and slave rectifier uncertainty considered,
the last category is the uncertainty of the master rectifier. The uncertainty on the
master rectifier is majorly the processing delay and the dc link voltage variation.
It can be seen as a gain variation with delay uncertainty. The formulation for this
combined uncertainty can be represented as in (4.70) Skogestad and Postlethwaite
(2005). In (4.70) k¯ is the nominal value of the gain, rk is half of the gain variation
range in percentage, Θmax is the expected maximum delay time in second, kmax is
the maximum gain and kmin is the minimum. This formula is derived from the input
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uncertain structure as shown in Fig. 4.21. When inserting the uncertain block at
the output of WI(s), the input gain varies from kmax to kmin with the delay fixed at
maximum.
WI(s) = k¯
(1 + rk
2
)Θmaxs+ rk
Θmax
2
s+ 1
(4.70)
rk =
kmax − kmin
2k¯
k¯ =
kmax + kmin
2
Figure 4.21: Input Gain and Delay Uncertainty Structure
4.5 Weighting Function Selection and Augmentation
A good choice of augmentation can reduce the complexity of the outcome robust
controller. As mentioned before, the control strategy has to make sure that the system
is stable when there is no load. The good part about the no load case is that there is
no system uncertainty. Therefore, a controller can be designed based on the master
SST itself. A good controller for this case is an integrator with gain as shown in (4.71).
Since it can stabilize the system, it becomes a good augmentation. However, when
loads are connected to the system, this simple controller does not guarantee robust
performance of the system. And the system gain is much reduced. Also, at the LCL
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filter resonant frequency, the resonant peak needs to be suppressed by a low pass
filter. Therefore, a good augmentation can be selected as integrator with a low pass
filter. In µ synthesis, there is a limitation on plant model of being rational. It means
that at very low and high frequency the system gain cannot be infinite Skogestad and
Postlethwaite (2005). The ideal augmentation is approximated by (4.72). In (4.72),
Ms is a very high value, As is the inverse of Ms, and ωcut is the crossover frequency
of the low pass filter. Therefore, the augmentation shown in (4.72) is not a pure
integrator with low pass filter. But they have good match in the range of interest.
Gkvs(s) =
1.1383
s
(4.71)
Aug(s) =
s
Ms
+ 1.1383
s+ 1.1383As
s
Ms
+ 1
s
ωcut
+ 1
(4.72)
In µ synthesis, the major weighting function is on shaping the loop sensitivity.
Equivalently, it defines the system bandwidth. The higher the bandwidth the better
the voltage regulation. However, the closer the bandwidth approaching the LCL res-
onant frequency, the less robust is the stability. The ideal controller Gkvs in (4.71)
will stabilize the master SST as an ideal voltage source at the no load condition.
From the point of equivalent impedance analysis, no load inverter has the highest
available bandwidth. Therefore, considering the bandwidth of the no load condition,
tracking closely 60 Hz component, and limiting sensitivity to less than 2, a perfor-
mance weighting function is given in (4.73). At extremely low frequency WP is a
pure gain 1/As. From (4.72) it equals to Ms. At low frequency the notch filter peaks
at frequency ωo with the peak gain defined by ξn and peaking bandwidth defined by
cp. At medium frequency, the crossover frequency is at ωB/1.732. At high frequency
WP is equal to 0.5. With the uncertainties, augmentation and weighting function
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considered as shown in Fig. 4.22, a robust controller can be designed using ’dksyn’
command from MATLAB.
WP (s) =
s2 + 2ξnωos
cp
+ ω2o
s2 + 2ωos
cp
+ ω2o
s+ ωB
2s+ ωBAs
(4.73)
M(s)
WP(s)
Wi(s)
w2
w1
udel w
unc1
unc2
in28 in29
in1
in2
in30
out1
out2
Gd
........in27 out27
..
w27 unc27
out29
out30
out28
Aug(s)igcmd
vc -1
Figure 4.22: Augmented Design Plant Block Diagram Considering 28 Uncertainties
4.6 Implementation and Variable Structure Control
The designed µ synthsized controller has 147 states. Using truncation and optimal
Hankel norm approximation, an 8-state controller can be obtained satisfying the
robust stability and performance Tsakalis (2013a). The system open loop transfer
function with 147 and 8 states controllers are shown in Fig. (4.23) in blue and red.
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Figure 4.23: Bode Plot Comparison of System Open Loop with 147 and 8 Order
Controller
As mentioned before, system structure variation cannot be handled by µ synthesis.
The simple integrator controller Gkvs for no load condition has good performance
when there is no load, but poor performance when all slave SSTs are connected.
On the other hand the designed 8-state robust controller has good performance with
respect to structured uncertainties. But when there is no load, the stability is lost.
There is no single controller which can satisfies both performance and stability for such
a big plant variation. Therefore, a variable structure controller is proposed. When
the output current goes below a certain value, the master SST identifies that there
is no load connected. Then the simple integrator control is used. And when there
is current flow, the robust control is used. The overall voltage controller structure is
shown in Fig. 4.24. A nice property can be observed here by adopting the robust
control design method proposed in this chapter. Since part of the augmentation Gkvs
itself is an integrator controller that can stabilize the no load condition, the sudden
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variation of control structure will not directly affect the output of this controller. And
the transition is smooth. The nominal system with robust controller sensitivity and
worst case sensitive are plotted in Fig. 4.25. Also the sensitivity of no load system
with simple integrator controller is plotted in Fig. 4.25 in black. The worst case
sensitivity peaks to 1.78 at 276 Hz and the other cases only peak to 1.3. Fig. 4.26
shows the robust stability analysis using µ analysis. The peak µ value for robust
stability is 0.946 at 219 Hz. And it means that the designed system is robust stable
with considered uncertainties. Together they shows robust performance and robust
stability.
Figure 4.24: Variable Structure Robust Control Scheme Switching between µ Syn-
thesized Robust Control and Integrator Control
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Figure 4.25: Sensitivity Plot of Nominal System with Robust Control, Worst Case
System with Robust Control and No Load System with Integrator Control
Figure 4.26: Robust Stability µ Plot of the Structured Parameter Uncertain System
The ideal variation criteria is looking at the system impedance. However, the
active impedance detection needs complex number calculation in real time and current
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injection. The detection is typically slow. For the fast response of sudden load drop,
the current magnitude is considered as the indicator. When there is no load, the SST
output current will be zero. And only when there is no load, the controller needs to
be switched to single integrator. This can be achieved by detecting the RMS current.
When the RMS value is lower than a certain value the single integrator controller is
used. The RMS current iRMS(t) is calculated using the equation (4.74). The low pass
filter has to have bandwidth lower than 120 Hz. The bandwidth becomes a trade-off
between system response speed and mis-triggering. When the bandwidth is high, the
120 Hz ripple is imposed on the dc component. When the load is light, the 120 Hz
ripple may lead the calculated RMS value cross the set variation criteria continuously
and lead to high distortion. When the bandwidth is set low, the voltage distortion
will be high at the beginning of load drop. For the 7 SST system, the bandwidth is
set to 120 Hz with 0.4 A threshold.
iRMS(t) =
√
LPF (i22(t)) (4.74)
4.7 Simulation and CHIL Results
The designed controllers are to be implemented in TI DSP F28335 digital con-
trollers. In order to mimic the performance of the digital controlled system, C-script
block in PLECS is used. In this component the controller can be written in C code
the same way as it were implemented in F28335. It can specify the sampling period
and its output delay time. It is a good way of mimicking the sampling effect and
process delay. At the output, duty cycles are sent to equivalent DPWM generation
block. In all the four stages of the SSTs, controllers are implemented with the C-
script and power stages are implemented with switching model. Then the 8-state
robust controller and other controllers are discretized with sampling frequency of 12
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kHz for rectifier stage. And the variable control structure is written in C-script with
C code. The simulation result is shown in Fig. 4.27 with slave SST cut suddenly to
no load.
Grid side voltage
Grid side current
High voltage DC link
× 1e4
V
-1
0
1
A
-5
0
5
Time (s)
0.53 0.54 0.55 0.56 0.57 0.58 0.59 0.60 0.61 0.62
× 1e4
V
1.20
1.25
1.30
Figure 4.27: Simulation Result of System Response to a Full Load Slave SST Cut off
Grid at 0.55 s
This system is also implemented in real time digital simulator (RTDS) based CHIL
setup. In this setup, the power stages are modeled in RTDS with switching model
and the controllers are implemented in a FPGA+DSP board with Spartan 6 FPGA
and F28335 DSP. The control board samples the D\A output from RTDS and the
RTDS receives the PWM pulses generated from the control board. In RTDS model
small time step block is used to interact with the real control board. The small time
step is 2631.5 ns for the master SST with all four stages. All the other slave SSTs
are implemented with cycle by cycle average model in large time step of 50 µs. The
system operation mode is controlled by a toggle switch on the Runtime interface.
When the switch is toggled the breaker connecting the main grid starts waiting for
the next current zero crossing. At zero crossing the breaker is open. The master
SST receives the toggle signal and also waits for the current zero crossing to change
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operation mode. The grid transition is shown in Fig. 4.28 at 0.033 s. And after the
operation mode transition, the CHIL SST controls the grid voltage. The other SSTs
are cut off the grid by open breakers at their terminals to provide the worst case load
transition. The cut off of a 10 kW loaded SST from grid is shown in Fig. 4.29 at
0.033 s. It not only validates the effectiveness of the control strategy but also the
practical implementation of the robust controller.
Figure 4.28: CHIL Result of Transition from Grid Connected to Islanded Mode with
Full Load at 0.03 s
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Figure 4.29: CHIL Result of 10 kW Loaded Slave SST Cut off Grid at 0.03 s
4.8 Conclusion
This chapter analyzes the difficulties of stabilizing a master-slave structure con-
trolled pure SST islanded system in a loop feeder. When the number of SST increases,
the controller designed for stabilizing the master SST without load has poor perfor-
mance and high sensitivity. But if designed only for nominal system with parameter
uncertainties using µ synthesis, the no load case becomes unstable. To overcome
the trade-off between controllers a variable structure control strategy is proposed
considering both parameter uncertainties and structure uncertainties. The proposed
control strategy takes the augmentation in robust controller design procedure as a sec-
ond controller. And the augmentation works as a buffer to avoiding sudden changes
in controller states. The design method has been validated in both detailed PLECS
simulation and CHIL setup.
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Chapter 5
ROBUST CONTROLLER DESIGN FOR SST IN GRID EMERGENCY MODE
5.1 Introduction
When grid is islanded, the SSTs work in master-slave control mode as presented
in chapter 4. If the communication between the SSTs are lost, the SSTs work in
emergency mode. Without communication, the SSTs with DESDs work in droop
control mode. In conventional power transmission system the synchronous generator
internal reactance and the transmission line impedance are highly inductive which
makes the active power and reactive power being decoupled. The major problem
in implementing the droop control in distribution system is the decoupled relation
of active power to voltage angle difference and reactive power to voltage magnitude
does not exist naturally Vandoorn et al. (2013). Some variations of the conventional
droop control have been proposed to have the inverter regain the high inductive or
high resistive output impedance characteristic by adding in virtual impedance in
the control loop Guerrero et al. (2005) Guerrero et al. (2007). However, there is a
trade-off between the regulation of voltage and frequency and the sharing accuracy
of reactive and active power. Another issue with conventional droop controller is its
large circulating current during transients as the reactive power loop is a constant gain
Mohamed and El-Saadany (2008a). Proportional-integral-derivative (PID) controller
has been applied to the loop to obtain better power sharing during transient Mohamed
and El-Saadany (2008a) Guerrero et al. (2004). The effort of the previous work is to
achieve the decoupling of the active power and reactive power control while retaining
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the system stability as the inverter does not provide synchronizing torque or damping
torque naturally as in synchronous generators Coelho et al. (2002).
Instead of regaining the decoupled system, this paper looks at multivariable con-
trol method to design a robust controller for the droop control loop. Using the single
phase d-q transformation, the distribution system is modeled as a two input (d-axis
voltage and q-axis voltage) two output (active power and reactive power) system
and the quantities to be dealt with are all dc. The Glover McFarlane H∞ synthesis
method is applied to design the multi-input and multi-output (MIMO) droop con-
troller. The advantage of this designed controller is its simple implementation and
high robustness. And during the design, the system response time can be specified.
Section 5.2 of this chapter starts with explanation of the system modeling in d-q
frame. The controller synthesis based on the reduced system model is presented in
section 5.3. At last the controller robustness is verified with intensive simulation of
3-SST distribution system in PLECS.
5.2 System Model Reduction and D-Q Frame Small Signal Model
The three-stage SST structure is shown in Fig. 5.1. The system being studied is
a three-SST distribution system as shown in Fig. 5.2. The parameters of the system
and SST rectifier stage LCL filter are given in TABLE 5.1. The case for the controller
design is that at emergency condition, the three SSTs do not have communication
with each other and the grid is disconnected from the distribution system by opening
the breaker BRK0. And the DES connected to SST 2 dc bus is running out. The
SST 2 is drawing 20 kW active power at unity power factor from the system and
supporting its low voltage side inductive load. The 20 kW active power demand from
SST 2 are equally shared by SST 1 and SST 3. The power flow of the system is solved
in PSSE to derive a single bus to infinite bus system as shown in Fig. 5.3. In PSSE,
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the SST 1 is set as a classical generator. Its terminal bus is assumed to be a P-V bus
with active power set to 10 kW and voltage set to 7.2 kV. And the SST 3 terminal bus
is set as the slack bus. The load SST, SST 2, is assumed to be a constant impedance
load for deriving the reduced system as shown in Fig. 5.4. Then Kron reduction is
used to reduce the system to two nodes system as in Fig. 5.5. Thevenin equivalent
of the system seen by SST 1 is derived based on the solved SST 1 terminal voltage
and current from PSSE power flow. Finally, combining the Thevenin equivalent and
the rectifier grid side inductor, the simplified system is as shown in Fig. 5.3.
Figure 5.1: Droop Control Structure for Source SST
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R01 + j X01
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1
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R23 + j X23
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 +
 j X
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Rload1 + j Xload1
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Rload2 + j Xload2
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Figure 5.2: Three-SST Distribution Loop System
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Table 5.1: Major Parameters in the Three-SST Loop System
System Value Filter Value
R01+jX01 4.2126+j5.42464 Ω rLg 2 Ω
R12+jX12 1.7287+j2.2270 Ω Lg 400 mH
R23+jX23 1.3340+j1.7176 Ω Cf 20 uF
R34+jX34 1.3340+j1.7176 Ω rLf 0.2 Ω
Rload1+jXload1 2.88+j3.84 Ω Lf 1 mH
Rload2+jXload2 2.88+j3.84 Ω
Figure 5.3: Single Source to Infinite Bus Equivalent System Derived from Kron Re-
duction
R01 L01
R03
L03
R23 L23
R12
L12
SST1
R
22
SST3
Figure 5.4: Simplified Three-node System Considering SST 1 and SST 3 as Source
SST and SST 2 as Load SST
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Figure 5.5: System Reduced to Two Node System Using Kron Reduction
Three phase balanced AC system can be transformed into two axis dc d-q frame
(synchronously rotational two axis frame) through ac α-β frame (stationary two axis
frame). For single phase system in order to have d-q frame transformation, the second
axis has to be added using the SOGI theory as shown in (5.1) Limongi et al. (2008).
Vg(s) is the measured single phase voltage in S domain, Vα(s) is the generated voltage
in phase with the measured voltage Vg(s) in S domain, Vβ(s) is the fictitious voltage
which is 90◦ phase lagging Vg(s) in S domain. A simple representation of the equation
(5.1) is also given. [Ttf (s)] is the vector transfer function to generate the fictitious
axis. The bracket in [Ttf (s)] highlights the quantity being a matrix or vector. This
transfer matrix generates a fictitious component which is a quarter cycle delayed to
the measured single phase quantities.
Vα(s)
Vβ(s)
 =

2kas
s2 + 2kas+ ω20
2kaω0
s2 + 2kas+ ω20
Vg(s)
Vα(s)
Vβ(s)
 = [Ttf (s)]Vg(s) (5.1)
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With the two axis components being generated at stationary frame, they can be
transferred into d-q rotating frame using (5.2), where the quantities are dc in time
domain. vα(t) is the α axis component in time domain in phase with grid voltage,
vβ(t) is the fictitious voltage Vβ(s) in time domain, Vd(t) and Vq(t) are the orthogonal
dc voltage components in the rotating frame. ωo is the grid voltage frequency in
radians per second, t is the actual time in second from the point when the infinite
bus ac voltage phase is ϕ in radians.
Vd(t)
Vq(t)
 =
sin(ωt+ ϕ) − cos(ωt+ ϕ)
cos(ωt+ ϕ) sin(ωt+ ϕ)

vα(t)
vβ(t)
 (5.2)
By considering the d-q frame model, the nodal voltage equation of the system
shown in Fig. 5.3 can be written as (5.3). Id(t) and Iq(t) are the d and q axis current
components on the line, G1i is the conductance between rectifier and infinite bus,
B1i is the susceptance connecting rectifier and infinite bus, |Vinf (t)| is the infinite
bus voltage in d-q frame. As the infinite bus voltage is fixed on the d axis, the q
axis component is zero. Since the infinite bus is a rigid bus without variation, it is
eliminated from the small signal model as shown in (5.4). The symbolic equation of
(5.4) is given in (5.5) where ∆ denotes the deviation from the equilibrium point.
Id1(t)
Iq1(t)
 =
−G1i B1i G1i −B1i
−B1i −G1i B1i G1i


Vd1(t)
Vq1(t)
|Vinf (t)|
0

(5.3)
∆Id1
∆Iq1
 =
−G1i B1i
−B1i −G1i

∆Vd1
∆Vq1
 (5.4)
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[
∆IS
]
=
[
YS
] [
∆VS
]
(5.5)
The small signal power equation can be written as in (5.6) Coelho et al. (2002).
∆P1 and ∆Q1 are the deviation from the equilibrium of active and reactive power
sent from SST 1. Id1, Iq1, Vd1, and Vq1 are the SST 1 injected current and terminal
voltage in d-q frame at equilibrium point. Considering the symbolic equation of (5.6)
as shown in (5.7), [IS] and [VS] are symbolic matrices representing the equilibrium
point of the rectifier current and voltage in d-q frame as in (5.5). Then substituting
the current matrix from (5.5) into (5.7), the model of the system from SST 1 terminal
voltage to the power sent from SST 1 in d-q frame is in (5.8) which is constant matrix
in S domain. In (5.8), [Gd(s)] is the plant transfer function matrix in S domain.
∆P1
∆Q1
 =
 Id1 Iq1
−Iq1 Id1

∆Vd1
∆Vq1
+
Vd1 Vq1
Vq1 −Vd1

∆Id1
∆Iq1
 (5.6)
[
∆S
]
=
[
IS
] [
∆VS
]
+
[
VS
] [
∆IS
]
(5.7)
[
∆S
]
= (
[
IS
]
+
[
VS
] [
YS
]
)
[
∆VS
]
[
Gd(s)
]
=
[
IS
]
+
[
VS
] [
YS
]
(5.8)
The system described by (5.8) is a two input and two output multivariable plant
Gd as in Fig. 5.6. When considering the droop controller K, the voltage reference,
V ∗d1 and V
∗
q1, of 7200 V 60 Hz is a feed forward term as shown in Fig. 5.6. This
feed forward term is only for the purpose of bringing the system to its steady state
faster. And this loop does not have a specified reference to follow, which makes
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the controller design different to the conventional servo system design goal of good
reference following. The major task of the droop loop in Fig. 5.6 is to have good noise
attenuation at high frequency and also good disturbance rejection at low frequency.
As the system does not need to track the reference, the system open loop does not
have the infinite gain at dc. It means compared to conventional controller design, the
loop should not have integrator in it.
Figure 5.6: System Autonomous Droop Control Loop Being Considered with Feed-
forward Voltage Reference
5.3 Droop Control Synthesis
The plant small signal model has been derived in section 5.2 as [Gd(s)]. However,
other than the derived system plant, in order to measure the active power and reactive
power at the inverter terminal a low pass filter has to be used. The measurement for
the active and reactive power are shown in (5.9) and (5.10), where vα(t) and vβ(t) are
the orthogonal voltage quantities generated from (5.1), im(t) is the measured inverter
terminal current, pm(t) and qm(t) are instantaneous active and reactive power. As
the bandwidth of (5.1) is 1 decade higher than that of the droop control loop, the
dynamics of the SOGI is not considered in the design. The power measurement
dynamic shown in (5.10) is outside of the MIMO controller to be designed and is
not the nature plant to be controlled. Therefore the filter dynamics [Aug] has to be
augmented to the design plant in order to have the more detailed system dynamics
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being considered. pm(t)
qm(t)
 =
vα(t)
vβ(t)
 im(t) (5.9)
P (s)
Q(s)
 = [Aug]
Pm(s)
Qm(s)
 (5.10)
[
Aug
]
=
 1421s2 + 53.32s+ 1421 0
0
1421
s2 + 53.32s+ 1421

As shown in Fig. 5.6, the system is a close loop system without external reference
given. And controller gain at steady state has to be a small value to mimic the
droop slope. This means the gain of the close loop at dc is not 1. The conventional
control design goal is to shape the loop to have the output following the reference.
To design the controller, one fictitious integrator is augmented to the plant on each
of the output channels as given in (5.11). And this integrator will be taken out after
the synthesis completed. [
Augfic
]
=
1s 0
0
1
s
 (5.11)
In order to have the desired dynamic performance, the weighting function W1 is
given as shown in (5.12). The steady state gain is designed by kd and kq. The system
time constant is defined by ωc.
[
W1
]
=

kd
s
ωc
+ 1
0
0
kq
s
ωc
+ 1
 (5.12)
And [W2] is set to identity matrix. Before augmenting [W1] and [W2], the plant
input and output are scaled by their nominal values, [Tin] and [Tout], in order to
make meaningful robustness interpretation of the result Skogestad and Postlethwaite
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(2005). The final design plant is as shown in (5.13) by considering (5.4) (5.10) (5.11)
(5.12) and scaling matrices. Visually the block diagram of the design plant is as
shown in Fig. 5.7. The chosen weighting function coefficients for this case are listed
in TABLE 5.2.
Figure 5.7: Block Diagram of the Design Plant Gfinal Considering Augmentations,
Weighting Functions and Prescaling
[
Gfinal
]
=
[
Tout
] [
Augfic
] [
Aug
] [
Gd
] [
Tin
]
(5.13)
Where,
[
Tout
]
=
Vbase 0
0 Vbase
 , [Tin]
Srate 0
0 Srate

Table 5.2: Weighting Function Coefficients
Coefficient Value
kd -0.00005
kq -0.0005
ωc 10 rad/s
Srate 20 kVA
Vbase 7.2 kV
Using MATLAB ‘ncfsyn’ function, as shown in Fig. 5.7, the controller K is
designed. It is an 8-order controller. And it returns a minimum γ value being 1.4299.
It means the system can tolerate 70 % plant coprime uncertainties which is highly
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robust for design Skogestad and Postlethwaite (2005). After the design completed,
Augfic, the fictitious integrator term is taken out of the loop. The final loop singular
values are plotted in Fig. 5.8. There are four pairs of curves in the plot. The red
dotted line is the desired plant which is defined as in (5.14). The solid red line is the
singular value of designed controller and actual plant augmented with low pass filter
as given in (5.15). The black dotted lines are the deviation upper bound (5.16) and
lower bound (5.17) of the designed loop.
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Figure 5.8: Singular Value Plots of Desired Plant, Designed Plant and the Deviation
Bound
[
Ldesired
]
=
[
W2
] [
Tout
] [
Aug
] [
Gd
] [
Tin
] [
W1
]
(5.14)
[
Ldesigned
]
=
[
Aug
] [
Gd
] [
Tin
] [
K
] [
Tout
]−1
(5.15)
[
Lupper
]
=
[
Ldesired
]
γmin (5.16)
[
Llower
]
=
[
Ldesired
]
/γmin (5.17)
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The black dotted lines limit the designed loop deviation range MathWorks (2017).
As shown in Fig. 5.8, the designed loop matches with the desired loop and the red
dotted line cannot be seen. It means the performance of the designed loop is as
desired. Also the rolling off starts at 10 rad/s as expected. The system close loop
eigenvalues are given in TABLE 5.3. It shows all the twelve modes of the system are
stable.
Table 5.3: Eigenvalue of the Close Loop System
Modes Eigenvalues Modes Eigenvalues
λ1 -9.8114 λ7 -26.6712+j26.6580
λ2 -9.9810 λ8 -26.6712-j26.6580
λ3 -10.0000 λ9 -26.6600+j26.6504
λ4 -10.0000 λ10 -26.6600-j26.6504
λ5 -26.7707+j26.7263 λ11 -26.6600+j26.6504
λ6 -26.7707-j26.7263 λ12 -26.6600-j26.6504
The d-q frame controller structure is shown in Fig. 5.9. Even though the controller
is designed in d-q frame, the implementation does not need to transfer the measured
active power and reactive power from stationary frame to rotating frame at the input
of the controller. The only frame transformation block Tframe shown in (5.18), is
added to generate the actual voltage signal with a PLL at the controller output. The
PLL dynamic is set to 1 decade faster than the droop loop and can be ignored in the
droop control loop design. Also noticed that the β axis is a fictitious axis, only α axis
component is used as the inner loop voltage command.
[
Tframe
]
=
 sin(ωt+ ϕ) cos(ωt+ ϕ)
− cos(ωt+ ϕ) sin(ωt+ ϕ)
 (5.18)
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Figure 5.9: The Final Robust Droop Controller Structure Proposed
5.4 PLECS Simulation and Validation of the Design
The designed controller for SST 1 in the section 5.3, is applied to both SST 1 and
SST 3 to have equal power sharing for SST 2. The system model is built in PLECS.
The SST is modeled with its cycle by cycle average (CCA) model as validated in
Jiang et al. (2012). Some adjustment in the control strategy is made to the model
presented in Jiang et al. (2012). In the source SST, its DES is controlling the low
voltage dc link voltage, DHB is controlling the high voltage dc link voltage and the
rectifier of the SST is working as an inverter to send power into the grid. The load
SST rectifier controls the high voltage dc link voltage at unity power factor, the DHB
controls the low voltage dc link voltage and the inverter controls low voltage side 120
V RMS 60 Hz ac voltage. The structure of the SST will not be discussed in detail
here as the major validation is the robustness of high level droop control.
The simulation contingencies are as follows. At 0.2 s the SST 2 DES is running
out of stored energy and starts drawing power from the grid. At 0.6 s the SST 2 low
voltage side load is doubled from 10 kW 7.5 kVar to 20 kW 15 kVar. And at 1.2 s
the breaker BRK3 between the SST 3 and SST 2 opens. Then at 1.5 s the breaker
BRK4 opens. At 1.8 s both BRK3 and BRK4 are reclosed. The power sharing result
is given in Fig. 5.10. The red curve and green curve shows the power injected to the
grid from SST 1 and SST 3, respectively. The SST 2 high voltage terminal measured
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Figure 5.10: SST 1 and SST 3 Active and Reactive Power Output Response to Load
Doubling, Grid Configuration Change, SST 3 off Grid and Reconnecting
quantities namely, SST 2 absorbed active power, SST 2 absorbed reactive power, grid
distortion power, grid frequency,and grid voltage magnitude are shown in Fig. 5.11.
Fig. 5.12 shows the SST 2 internal quantities including grid instantaneous voltage,
SST 2 injected current, SST 2 high voltage dc link voltage, SST 2 low voltage dc link
voltage, SST 2 low voltage side load voltage, and DES injected current to the low
voltage dc link.
As the simulation starts not from steady state, the large start up transient caused
by charging the high voltage dc link voltage to its nominal value can be seen in both
Fig. 5.10 and Fig. 5.12. After the start up transient, Fig. 5.10 shows the active and
the reactive power sharing at both transient and steady state are equal. As the SST
2 is working at unity power factor on the high voltage side, even its low voltage side
has a 0.8 power factor inductive load, the grid side only sees a resistive load. At 0.6
s the load doubled, the sharing of both active and reactive power at transient and
steady state are guaranteed as shown in Fig. 5.10. From Fig. 5.11, the transient
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Figure 5.11: Simulation Waveforms at the High Voltage AC Terminal of Load SST,
Load Voltage, Frequency, and Active, Reactive and Distortion Power
takes about 0.5 s (from 0.6-s to 1.1-s) to reach the new steady state, which verifies
the MATLAB design of 10 rad/s bandwidth. At 1.2 s, the BRK3 opens, the power
flow of the system changes. SST 3 supports the load through the connection node of
SST 1. A small deviation of power sharing occurs as shown in Fig. 5.10. At 1.5 s,
another breaker BRK4 opens. This grid topology reconfiguration islands the SST 3
from the system. As can be seen in Fig. 5.10, the SST 3 output power goes to zero
and SST 1 picks up all the load from SST 2. For SST 3 this is a grid impedance
change to infinite. From the result, it is obvious that the system is stable and the
transition is smooth. It validates the robustness of the droop controller designed in
this paper. Finally, at 1.8 s both of the breakers reclose successfully and the system
topology gets back to normal. The power sharing returns to equal sharing again.
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Figure 5.12: Load SST Internal Quantities: Grid Voltage, Grid Current, High Voltage
DC Link Voltage, Low Voltage DC Link Voltage, AC Load Voltage and DESD Injected
Current
With these large transient, the system keeps stable, which verifies the robustness
of the designed control loop using Glover McFarlane H∞ synthesis. Also noticed from
Fig. 5.11, the large transient in the system topology change is seen by the SST 2
high voltage side. However, the effect is limited. For the 7.2 kV RMS system, the
voltage sag is only 44 V in magnitude which is about 0.44 %. The frequency of the
system also stays around 377 rad/s. Especially, as the SST 2 DHB stage is decoupling
the distribution system from its own low voltage side load, the transient at the high
voltage side does not affect its low voltage side load as shown in Fig. 5.12 Load 1
voltage.
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5.5 Conclusion
This chapter investigates the 3-SST single phase distribution system at emergency
condition controlled with independent droop controller. The model of the system is
built in single phase d-q frame. A modified Glover McFarlane H∞ synthesis method
is applied to design the robust droop controller. The designed controller has the
desirable properties of designer specified response time and high robustness. The
advantages of using this method have been verified in both MATLAB control toolbox
and PLECS simulation. The simulation results closely match the analysis. The
controller designed ensures stable operation even under load and system topology
changes. The system being studied has large inductive inverter terminal filter, which
avoids the power sharing problem at normal system topology. If the equal sharing
property is required for low output inductance inverters, virtual impedance method
can be used as given in Planas et al. (2013b). Over all, the modified Glover McFarlane
H∞ synthesis can provide robust droop controller for the islanded distribution system
with tolerance of large transients, while tightly regulating the system voltage and
frequency.
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Chapter 6
GAN DEVICE CHARACTERIZATION
6.1 Introduction
Gallium Nitride (GaN) has shown its potential in power electronics devices in
recent years. Compared to the breakdown voltage of silicon (Si) and silicon car-
bide (SiC) being 0.23 MV/cm and 2.2 MV/cm, its theoretical breakdown voltage is
3.3 MV/cm Lidow et al. (2015). This indicates that, for the same voltage level, GaN
dies will have about 10 times smaller size compared to Si ones. The other aspect of
GaN is its high electron mobility (HEM) of 1500 cm2/Vs compared to 1400 cm2/Vs
for Si and 950 cm2/Vs for SiC Lidow et al. (2015). It shows that when the die size is
the same, GaN die will have lower on resistance compared to Si and SiC ones. Also,
for the same on resistance, smaller die size with smaller parasitic capacitance leads to
faster switching speed and lower switching loss. Therefore, overall GaN devices can
stand higher voltage with lower conduction loss and switching loss. GaN die using two
dimensional electron gas (2DEG) and lateral structure further increases the electron
density and mobility.
For conventional silicon (Si) device dynamic characterization, the double pulse
tester (DPT) shown in Fig. 6.1 is used. The tester characterizes the device inductive
load switching loss, voltage and current slew rates, and the switching times. The
device being tested then needs to be ported to a different tester setup in order to
extract the body diode parameters such as reverse recovery time and charge. Beyond
these dynamic parameters, Gallium Nitride (GaN) devices also have the issue of
dynamic Rdson (dRdson) which relates to larger resistance at the turrn on instant
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progressively reducing with time till it reaches the steady-state Rdson value. This
effect is due to AlGaN electron trapping Binari et al. (2002) Tirado et al. (2007) Jin
and del Alamo (2012). The higher the blocking voltage, and the longer the blocking
time, deeper are the electrons trapped in AlGaN layer Tirado et al. (2007). After
the device is turned on, the trapped electrons are released in finite time with fast
and slow release effects Jin and del Alamo (2012). For power electronics applications,
this phenomenon is seen as the device on resistance being higher than its dc value
measured in curve tracer. As the switching frequency increases, the effect of dRdson
on conduction loss will be larger. Hence, for accurate evaluation of a GaN device for
high frequency applications, precise measurement of dRdson is needed, and a tester
is expected to support this measurement. The sequence for measuring the dRdson by
pulsed drain source voltage is the similar to DPT. References Gelagaev et al. (2012)
Gelagaev et al. (2015) and Badawi and Dieckerhoff (2015) have reviewed five different
schemes for measuring dRdson.
Vin
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RGSLCMR
LS
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Figure 6.1: Conventional Double Pulse Tester for Si Device Dynamic Characterization
GaN switches have low input capacitance and low turn off switching loss GaN
Systems Inc. (2016). The inherent low turn off loss makes the device suitable for
zero voltage transition (ZVT) circuits. For Si devices, usually an output capacitor is
added to achieve very low turn off losses while the ZVT circuit ensures zero turn on
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losses. The added output capacitor increases the resonant current used for achieving
ZVS turn on, thereby increasing the conduction loss in the circuit. As soft switching
with very high switching frequencies is a good application for GaN devices, a circuit
for evaluating dynamic dRdson at soft switching conditions is needed. One such
circuit has been proposed in Lu et al. (2011). However, this scheme only evaluates
the full resonant switching scheme. With full resonant scheme, the voltage applied
to the device before turn on is a sinusoidal waveform. Different to that, this paper
proposes a circuit for measuring dRdson with ZVT scheme. In the ZVT circuit here,
the voltage applied to the device is close to a square waveform. Therefore, in the new
tester, the off state voltage and the voltage stress time are more precisely controlled
for dRdson test.
Typically, the switching losses in a device comprise of several loss mechanisms.
The DPT shown in Fig. 6.1 is a good representation of a single current direction half
bridge or boost leg. At the DUT turn on transition in Fig. 6.1, the losses are due to:
voltage current overlap in DUT; DUT output capacitor discharge; top switch reverse
recovery and top switch output capacitor charging. At the DUT turn off, the loss
mechanisim is voltage current overlap in the DUT channel. At the DUT turn on,
the DUT output capacitor discharges through the device channel and the energy loss
cannot be measured externally. However, all the energy loss due to this mechanisim
is absorbed by the DUT at turn off. Therefore, the energy loss for charged DUT
output capacitor is measured at device turn off, and the actual loss happens at device
turn on. The diode DT or a top side switch shown in Fig. 6.1 does not experience
switching loss. All the energy stored in the output capacitor or junction capacitor
during diode turn off is released during diode turn on. However, this is not always
true for switching pole formed by cascode devices. In a cascode device, there is a
phenomenon called capacitance mismatch Huang et al. (2016). It leads to switching
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loss during soft turn on. Therefore, a diode turn on and off characterization is needed
to capture the switching loss in half bridge configuration applications.
With the dRdson under hard and soft switching, and mismatch scenarios consid-
ered, a new DPT setup is proposed. The new tester circuit can evaluate GaN device
hard switching loss, soft switching loss, forward conduction loss and reverse conduc-
tion loss with dRdson measurement. The operating principle of the proposed tester is
explained in section 6.2. And the design concerns and design methods are described
in sections 6.3 and 6.4. The test results with a cascode GaN device are shown and
analyzed in section 6.5, with the conclusions presented in section 6.6.
6.2 Circuit Operation Principles
6.2.1 Dynamic Characterization of Active Switch
The proposed circuit for dynamic characterization builds on the DPT which has
been studied in detail in Chen (2009) Liu et al. (2014) Fu et al. (2014) Huang et al.
(2014) Zhang et al. (2013) and Jones et al. (2015). Reference Danilovic et al. (2011)
shows a DPT with auxiliary circuit for ZVT, similar to the one shown in Fig. 6.2.
Different to the circuit in Danilovic et al. (2011), the top switch is connected to a gate
drive with isolated gate signal. The other different feature of the circuit, shown in
Fig. 6.3, is the dRdson voltage clamping circuit proposed in Gelagaev et al. (2012).
This circuit uses diodes clamping the voltage between T1 and T2 to less than 10 V.
The voltage difference between the two nodes can be measured with a low voltage
differential probe. When the DUT is on, the probe is connected to the drain source
of the DUT by the current mirror circuit. This method has two advantages: fast
response after the DUT turn on and low voltage spikes at DUT turn off. Also with
current mirror, the effect of clamping diode voltage drop can be minimized. By
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Figure 6.3: Current Mirror Circuit for DRdson Measurement
combining the two elements with modifications, the proposed tester is able to do
much more than each of them individually. Especially, the DUT dRdson at soft
switching, diode dynamic and forward voltage drop can be measured with the same
setup.
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Figure 6.2: ZVT Double Pulse Tester Circuit
For characterizing DUT under hard switching, the main circuit operation is iden-
tical to that of the conventional DPT with the top switch ST kept off. The con-
ventional DPT operation is well documented in Chen (2009) and not repeated here.
The clamping circuit operation is explained in Gelagaev et al. (2015). Only the case
of ZVT characterization is explained here. Before the DUT turn on, the voltage
clamping circuit diode D3 is off blocking the DC link voltage Vin. The current mirror
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forces current through D5 to D8 and D4. T2 is at the potential lifted by D4 forward
voltage drop. The voltage between node T1 and T2 is clamped to the sum of the
forward voltage drops of D5 to D8. Before the DUT turn-on for measurement, the
auxiliary switch SA turns on. Once SA turns on, current through Lr is increased by
Vin. As Lr is much smaller than LS, the current through Lr rises to that through
LS within a short time. When current through Lr is equal to the current through
LS, the top device ST turns off. Then Lr resonates with the output capacitance of
ST and DUT . When DUT voltage resonates to zero, its gate voltage VGS goes high
and achieves ZVS turn on. For the voltage clamping circuit in Fig. 6.3, when the
DUT drain source voltage resonates below the clamped voltage, D3 turns on. The
current through clamping diodes D5 to D8 is commutated to D3, and D5 to D8 turn
off. The current mirror works as a constant current source forcing current through
D3. Also, it guarantees the current through D3 and D4 are the same. The low voltage
probe is connected to the drain source of DUT through D3 and D4, and the voltage
drop across the device during device on time can be measured accurately. With the
shunt resistor in series with DUT , the current through the device channel can be
measured also, from which the channel resistor can be derived. After DUT is on, the
auxiliary switch SA needs to be turned off. The resonant inductor Lr is connected to
Vin through D1 and D2. And the current through Lr is decreased fast. When current
through Lr goes to zero, diodes D1 and D2 turn off.
At the end, the DUT turns off after 10 µs. This turn off transition is the same
as it is for conventional DPT. The DUT drain source voltage rises fast due to small
Miller capacitance and low gate resistance. As the drain source voltage goes higher
than the clamping voltage of the voltage clamping circuit, the diode D3 is turned off.
At the same time, D5 to D8 are turned on with the mirrored current. The clamping
circuit goes back to the voltage clamping state. Low voltage between T1 and T2 is
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maintained. Then the DUT channel current is pinched off forcing the load current
to go through the top switch ST in the reverse direction. The energy left in the load
inductor is then dissipated in the top device ST , and the circuit waits till the next
test to be conducted.
6.2.2 Passive Switching Characterization
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Figure 6.4: Testing Scheme for Diode Characterization
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Figure 6.5: Ideal Waveform of Passive Switching Characterization
For the body diode characterization, conventional double pulse tester approach
will need to move DUT to another test setup Wolfspeed (2015). An advantage of the
proposed tester is that it can complete the diode characterization in the same setup
with LS replacing Lr connected between nodes b and c shown in Fig. 6.2. These
inductors are not in the high frequency loop. Therefore screw terminals or relays
can be used for connection. And the interchange of the inductors can be done easily
without soldering. The circuit operating principles are illustrated in Fig. 6.4 and
the ideal waveforms are shown in Fig. 6.5. In Fig. 6.5, from top to bottom, gate
source voltage of auxiliary switch SA, top switch ST , and DUT are plotted followed by
load inductor current and voltage I LS, V LS, auxiliary switch drain source current
and voltage IDS SA, VDS SA, top switch drain source current and voltage IDS ST ,
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VDS ST , and DUT drain source current and voltage IDS DUT , VDS DUT . From t0
to t1, the circuit is as shown in Fig. 6.4a, the top switch ST is kept on and the
auxiliary switch SA is turned on. The current increases in the inductor LS linearly
to the desired testing current ITest. Then from t1 to t2, top switch ST is turned off.
The current in the load inductor forces DUT to be turned on in the reverse direction.
At this turn on transition, the amount of energy released from the output capacitor
is measured as EDon. Then the current mirror clamping circuit D3 is turned on to
measure DUT reverse voltage drop. After the transition, the circuit is shown in Fig.
6.4b. A small negative voltage VLs1, majorly contributed by DUT reverse voltage
drop VFW and D1 forward voltage drop, is applied to the load inductor decreasing
the current through it. Since VLs1 is much smaller than VDC and the time duration
is short, the current through the DUT can be considered constant. And the DUT
reverse voltage drop VFW can be accurately measured for a certain current ITest. After
the data is captured, the top switch ST is turned on again at time t2. The current
in the DUT is forced to commutate out of the DUT . The DUT drain source voltage
starts rising and the voltage clamping circuit blocking diode D3 is turned off. The
reverse recovery time and charge can be measured as EDoff . After the transition, the
circuit state goes back to the one shown in Fig. 6.4a with the waveform shown in t2
to t3. Then the auxiliary switch SA is turned off pushing the current through diode
D2. And the current circulates in the path highlighted till the current dies down in
Fig. 6.4c. The energy left in the load inductor is dissipated in the top device ST , D1
and D2. The waveform is plotted in Fig. 6.5 t3 to t4. This interval is much longer
than that of t0 to t3. Then the circuit waits for the next cycle of test.
For a conventional diode, when the junction capacitor has not been fully dis-
charged, there will be no current through the P-N junction. Therefore, the released
energy EDon should be the same as the stored energy EDoff . But ,in a cascode device,
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if the Si MOSFET output capacitor voltage is discharged to the threshold voltage of
the GaN device before its output capacitor is fully discharged, then part of the stored
energy will be dissipated in the GaN device channel Huang et al. (2016). In this case
EDon will be less than EDoff . And the difference will be the switching loss during
device passive turn on.
6.3 Key Components Selection
6.3.1 Resonant Inductor
Compared to conventional DPT, the ZVT DPT has the issue of diode current
clamping ringing. This phenomenon is observed when the current through resonant
inductor Lr goes to zero. At this moment, D1 and D2 are turned off. It becomes a
voltage excited LC resonant circuit through the path of DUT channel, Lr, and D1
and D2 junction capacitors. The resonant current can be described by (6.1). In (6.1),
iLr is the current through the resonant inductor after D1 and D2 turn off, Zr is the
resonant impedance shown in (6.2), ωr is the resonant frequency, Irr is the reverse
recovery current of D1 and D2. In (6.2), CjD is the diode junction capacitance. In
order to limit the current ringing in the DUT channel, the resonant impedance Zr
needs to be high and diode reverse recovery current Irr needs to be small. This
suggests that D1 and D2 need to be Schottky diodes, and their junction capacitance
CjD should be small. Lr needs to be maximized. However for fast measurement
of dRdson, the smaller the resonant inductor Lr the shorter is the blank time of
measurement after the device is turned on. The maximum inductance value Lrmax
is governed by blank time as shown in (6.3), where VDCmin is the minimum dc link
voltage, ILmax is the maximum load current, and Tbmax is the allowed maximum blank
time before reaching the nominal load current.
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iLr =
Vin
Zr
sin(ωrt)− Irr cos(ωrt) (6.1)
where, 
Zr =
√
2Lr
CjD
ωr =
√
2
LrCjD
(6.2)
Lrmax =
VDCminTbmax
ILmax
(6.3)
On the other hand, the resonant inductor current needs to be controlled. If the
auxiliary switch SA is turned on so late that the current through the resonant inductor
Lr cannot reach the current in the main inductor LS, ZVT cannot be achieved. If SA is
kept on for too long, the dRdson measurement will be delayed. The larger the resonant
inductance, the more accurate SA on time will be. For reliability consideration, a SiC
MOSFET is used as auxiliary switch. Considering typical 30 ns turn-on time of SiC
devices, there is a limitation in the minimum inductance value Lrmin as shown in
(6.4). VDCmax is the maximum dc link voltage being tested, Tonmin is the minimum
on time the auxiliary switch can have and ILmin is the minimum load inductor current
being tested.
Lrmin =
VDCmaxTonmin
ILmin
(6.4)
Assuming a single resonant inductor, (6.3) and (6.4) can be used to derive a
relationship between the maximum blank time Tbmax and the minimum on time Tonmin
shown in (6.5). For conducting the tests from 5 A to 25 A and 50 V to 400 V, Tbmax
will be 40 times Tonmin. For a blank time of 500 ns, the allowed on time should be
12.5 ns. However, the typical turn on time of a SiC switch will take 30 ns, making
the time control challenging. Therefore, a single inductor cannot support the whole
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range of tests. The solution is to use two inductors: one inductor for testing from
50 V to 100 V and the other from 200 V to 400 V. Therefore, the minimum allowed
on time is 50 ns. And the desired inductance of resonant inductors are 1 µH and 4 µH.
Tonmin =
VDCminILmin
VDCmaxILmax
Tbmax (6.5)
For the prototype, two resonant inductors are wired to have indutance of 1.1 µH
and 3.2 µH using air core. With C4D20120A SiC diodes used for D1 and D2, the
maximum resonant current peak to peak value is calculated to be 2.13 A for 100 V
and 3.46 A for 400 V by (6.1).
6.3.2 Clamping Diodes
The other important component selection is the voltage clamping diodes D3 to
D8. The transitions during DUT turn-on and turn-off are shown in Fig. 6.6a and
6.6b. At DUT turn-on, the junction capacitors of D5 to D8 are charged in series while
that of D3 discharged. At the beginning of DUT drain source voltage decreasing,
the junction capacitor of D3 is discharged in parallel with DUT output capacitor. If
the induced current in D3 junction capacitor due to voltage slew rate is higher than
the current mirror current, diode chain D5 − D8 are turned off. At this point the
diode junction capacitor chain has equivalent capacitance lower than any individual
one in series. And the induced current is reduced. If the induced current through
the junction capacitor chain goes higher than the current mirror current, then D4
turns off. To avoid the turn-off of D4, the diodes D5 −D8 and D3 need to have low
capacitance so that the current reduction in D4 during DUT turn on is minimized.
And the minimum current from current mirror needs to be set higher than the peak
current during transition. The auxiliary supply voltage Vaux and current setting
resistor Rlimit has to be selected accordingly. At DUT turn off, the D3 junction
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capacitor is charged in parallel with the DUT output capacitor. D4 to D8 conduct
the charging current in the forward direction. For accurate measurement of switching
loss, D3 needs to have low junction capacitance, as it will increase the amount of
stored energy during device turn off (the stored energy is dissipated during device
active turn on). Considering that the voltage of the tester can potentially reach
650 V, a 1 kV rated diode MUR1100E is used. Its junction capacitance decreases from
around 15 pF at 0 V to 2.5 pF at 50 V. D3 and D4 have to be identical as described
in Gelagaev et al. (2015), for minimizing the measurement error. For increasing the
voltage measurement range of the clamping circuit, D5 to D8 are preferred to have
high forward voltage drop. When the DUT is on, the DUT drain source voltage has
to be lower than the serial forward voltage drop of D5 to D8. Otherwise, the mirrored
current will go through the path of D5-D8 and will hold the measured voltage to the
clamped voltage. For the prototype, four 1SS355 Schottky diodes are used to obtain
a clamping voltage of 2.8 V .
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Figure 6.6: Current Flow in Voltage Clamping Circuit at DUT Turn-on and off
Transitions
6.4 Double Pulse Tester Board Layout
GaN device performance is sensitive to the parasitic inductance and capacitance
in the layout of printed circuit board (PCB). The first layout issue is the length of
gate drive loop. In order to test the device at the highest switching speed, the par-
asitic inductance in the gate loop has to be minimized. Otherwise, the gate voltage
ringing will be so large that DUT can be mis-triggered to turn on or off. The second
issue is the power high frequency loop area. The larger the power high frequency loop
the larger is the parasitic inductance Reusch and Strydom (2014). The inductance in
the high frequency power loop will induce overshoot on device voltage. The switching
node area is also important in layout. If it is close to other nets, the fast potential
change in the switching node induces current in other nets through parasitic capaci-
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tance. In particular, when the switching node overlaps with positive or negative bus
rail, the resulting parasitic capacitance adds to the output capacitance of the devices,
impacting the switching characteristics and significantly increasing the switching loss.
In this work, the PCB layout is optimized using a finite element analysis (FEA) tool.
The ANSYS Q3D package is used to extract the loop inductances and parasitic ca-
pacitances in the PCB layout. The FEA model used is shown in Fig. 6.7, where the
red line shows the current path in the top layer and the green line shows the current
path in the second layer. The yellow dashed line which represents device package
inductance is not considered in the analysis. The parasitic inductance of the shunt
resistor and the decoupling ceramic capacitor are also not included in the analysis.
The analyzed high frequency loop inductance is 2.88 nH. The capacitance of the
switching node to negative and positive dc buses are 5.5 pF and 1.17 pF respectively.
Another concern is the parasitic capacitance of the load inductor. The change in
switching node voltage excites the resonant tank formed by the parasitic capacitance
between windings of the load inductor, and the parasitic inductance of the high
frequency loop. Therefore, single layer inductor is wired. The last but not the least
concern is the common mode current. When the DUT switches, the floating power
supply will inject common mode current into the DPT board. This current will affect
the drain source current measurement Zhang et al. (2014). Therefore, a large common
mode choke is wired and inserted between the power supply and the DPT board.
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Table 6.1: Major Components in the Prototype
Component Value Component Value
LS 1.2 mH D1,D2 C4D20120A
Lr 1.1 µH 3.2 µH SA CMF20120D
Cin 40 µF D3,D4 MUR1100E
RSS SDN-414-10 D5,D6,D7,D8 1SS355
Rlimit 100 Ω Q1,Q2 BCV62
DC+
DC-DUT 
source
SW
Figure 6.7: High Frequency Loop PCB Layout Parasitic Inductance Extraction Model
Used for Q3D Finite Element Analysis Tool
6.5 Test Results and Analysis
The hardware prototype of the proposed multifunctional DPT is shown in Fig.
6.8. The components used in this prototype are listed in Table 6.1. The DUT current
is measured by a 0.1004 Ω non-inductive shunt resistor RSS.
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Figure 6.8: Top and Bottom View of the Proposed Multifunctional DPT Hardware
Prototype
6.5.1 DUT Active Switching Characterization
The DUT is a 650 V 30 A rated cascode GaN device. The active hard switching
turn-on and turn-off transient waveforms of DUT at 400 V and 25 A are shown in
Fig. 6.9a and 6.9b respectively. The blue trace is the drain source voltage of the
DUT, the red trace is the gate source voltage of the DUT and the yellow trace is the
drain source current of the DUT. As seen in Fig. 6.9a, when the DUT turns on there
is a large current through the device. It is caused by the top device output capacitor
charging, with small reverse recovery. The larger the output capacitor of ST , the
higher is the current peak. Also, the higher the voltage slew rate at the switching
node, the larger is the charging current peak. For a fair comparison, the top switch
ST is suggested to be the same as the DUT Danilovic et al. (2011).
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(a) DUT turn on transition
(b) DUT turn off transition
Figure 6.9: Experimental Result of Cascode GaN Device Hard Switching at 400 V
and 25 A
Adding a temperature controlled hotplate to this setup, allows the device char-
acterization conducted at different controlled temperatures. Fig. 6.10 shows the
switching loss at different currents and different temperatures where, the blue solid,
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yellow dotted and green dashed traces correspond to the turn on losses at 25 ◦C 75 ◦C
and 125 ◦C respectively, and the red solid, purple dotted and cyan dashed curves cor-
respond to the respective turn off loss of the device. At 25 ◦C, the device turn on loss
increases with the load current from 53 µJ to 153µJ as the load current is increased
from 5 A to 25 A. At 125 ◦C the corresponding switching loss varies from 55 µJ to
165.8 µJ. However, the turn off loss remains almost constant and low at about 25 µJ.
From the results, the maximum turn-on loss variation with temperature is 12.8 µJ at
25 A.
Figure 6.10: 400 V Switching Loss with Different Current at Different Temperature
In Fig. 6.9a, at the beginning of the transition, there is an obvious dip on the DUT
drain source voltage. In Jones et al. (2015), voltage dip and the derivative of drain
source current is used for deskewing the voltage probes. In GaN Systems Inc. (2016),
the drain source voltage dip at the beginning of the turn on transition has been shown
caused by the loop leakage inductance. Therefore, the high frequency loop inductance
can be estimated by fitting the voltage dip with the derivative of the measured drain
source current. The result from 400 V and 25 A turn on transition is shown in Fig.
6.11. The red trace is the derivative of the measured drain source current times the
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loop leakage inductance and offset by the dc link voltage, and the blue trace is the
measured DUT drain source voltage. A good matching is seen between the two which
validates that the probes have been aligned. It also estimates the leakage inductance
to be about 18 nH, which is different from the FEA result, due to the unaccounted
parasitic inductance in the device package, shunt resistor and decoupling capacitor.
Later in section 6.5.3, the device package inductance is further discussed.
Figure 6.11: Deriving the High Frequency Loop Inductance from Measured DUT
Voltage Dip at DUT Turn-on
6.5.2 Turn on Transition under Zero Voltage Switching
The ZVT case of 400 V and 25 A soft turn on is shown in Fig. 6.12, where the
blue trace is the drain source voltage, the red trace is the gate source voltage, the
yellow trace is the drain source current and the purple trace is the curren through the
resonant inductor. Compared to Fig. 6.9a, the gate does not experience the Miller
effect. Therefore, the ZVT also reduces the gate drive loss. In Fig. 6.12, as expected
from previous analysis, after the resonant inductor current reaches zero a resonance
starts.
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Figure 6.12: Turn-on Transition under ZVS Conditions at 400 V and 25 A
6.5.3 Dynamic Rdson
The dRdson is also measured at both hard switching and soft switching conditions.
The results are shown in Fig. 6.13a and 6.13b respectively. Fig. 6.13a shows the
measured Rdson versus time after 50 V and 400 V stress under different temperature.
Fig. 6.13b shows the measured Rdson versus time after 50 V and 400 V stress at hard
switching and at ZVT. In Fig. 6.13a at 25 ◦C the fast electron release completes in
less than 1 µs after device turn on. And its Rdson does not change with stress voltage.
However, at higher temperature the dRdson slow release of trapped electrons effect
is seen Jin and del Alamo (2012) Liu et al. (2015). In Fig. 6.13b, a lower dRdson
is observed at ZVT condition. For a 25 A current conduction, a ZVT device can
save about 3 W in conduction loss. This is a unique phenomenon in cascode devices.
Before the device turn on, the channel current in cascode device goes from source to
drain as shown in Fig. 6.14. Even though the Si device is not on, its body diode
conducts current with the GaN HEMT channel. The forward voltage drop of the Si
device body diode actually applies a small positive voltage on the GaN device gate
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and source. For a normally on GaN HEMT the positive gate voltage increases its
detrapping speed further. Therefore, a lower RDSon is expected.
(a) DRdson under Hard Switching at Different Temperatures
(b) DRdson under Hard and Soft Switching at 25 ◦C
Figure 6.13: Measured Cascode GaN Device DRdson at Different Temperature,
Blocking Voltage and Switching Condition
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Figure 6.14: Cascode GaN Device Reverse Current Flow before Zero Voltage Turn-on
In Fig. 6.12, ringing in the drain source voltage corresponding to the ringing in
current is not seen due to its low resolution. But when measured with the clamping
circuit, the ringing exists as shown in Fig. 6.15. The top plot shows the drain source
voltage measured by the clamping circuit. The bottom plot shows the manipulated
drain source voltage without the ripple. The bottom plot is V ∗ds formed by using
the formula in (6.6) where, Vds is the drain source voltage measured by the clamp-
ing circuit, ids is the drain source current through the DUT, and Lpkp is the device
package parasitic inductance. With the ripple canceled out, the package inductance
is estimated to be about 6 nH. Therefore, as the top switch has the same pack-
age, the devices themselves contribute about 12 nH into the loop inductance. With
the measured loop inductance being 18 nH, device packages contribute 12 nH, and
PCB parasitic inductance being 2.88 nH, the shunt resistor and decoupling capacitor
contributes 3.12 nH in total.
152
Figure 6.15: Extracting Device Package Inductance by Eliminating DUT Drain Source
Voltage Ringing in ZVT Test
V ∗ds = Vds − Lpkp
dids
dt
(6.6)
6.5.4 Passive Switching Characterization
As mentioned before, the body diode characterization can be conducted with the
same circuit board. The reverse conduction turn-on and turn-off transitions of the
DUT are shown in Fig. 6.16a and 6.16b for the 400 V 25 A case. In Fig. 6.16a the
blue trace shows the drain source voltage and the red trace shows the source to drain
current. The energy corresponding to the overlap between the current and voltage
is calculated to be 6.4 µJ. In Fig. 6.16b, in addition to the drain source voltage and
source to drain current, there are two other dashed lines. The black dashed line which
matches with the source drain current after the current peak is the voltage derivative
times the output capacitance. The green dashed line which matches with the drain
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source voltage before 14.95µs is the source drain current derivative times the package
parasitic inductance value. The shaded area shows the charge difference between the
measured source drain charge and the calculated charge stored in output capacitor.
With the current slew rate being 2.6 A/ns, the actual reverse recovery charge due to
the Si MOSFET body diode is 49 nC. The energy absorbed by the device during this
turn off is 19.5 µJ. Therefore, comparing the turn on released energy and turn off
absorbed energy, the total loss is 13.1 µJ. This is the energy loss due to capacitance
mismatch Huang et al. (2016).
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(a) DUT Reverse Conduction Turn-on
(b) DUT Reverse Conduction Turn-off
Figure 6.16: 400 V 25 A Passive Switching Waveform with Marks for Reverse Recov-
ery and Output Capacitor Stored Charge
Also, the reverse voltage drop can be measured accurately when the device is
conducting the reverse direction current. This feature is unique for this tester due
to the clamping circuit. The results for 400 V test with different reverse currents
are plotted in Fig. 6.17 with blue star markers. It should be noted that the reverse
voltage drop increases almost linearly with the reverse current. Different from a
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discrete MOSFET device, the reverse current here goes through the low voltage Si
MOSFET diode in series with the GaN channel as shown in Fig. 6.14. The reverse
voltage drop can be modeled as a resistor in series with a current dependent voltage
source. As the dRdson under ZVT has been measured in previous section 6.5.3, the
pure Si body diode voltage drop can be extracted. By subtracting the resistive voltage
drop in GaN channel, the reverse voltage on the Si MOSFET can be estimated as
shown by the red trace with square markers in Fig. 6.17. It varies from 0.7 V to 0.8
V. At high current, the major part of the forward conduction loss is still due to the
GaN channel resistor. Therefore, the ZVT dRdson result from the previous section
can be used for reverse voltage drop estimation. With dRdson, a dynamic reverse
voltage drop also exists.
Figure 6.17: Measured Cascode Device Reverse Voltage Drop and Derived Si Die
Reverse Voltage Drop Based on Experimental Result with Different Reverse Current
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6.6 Conclusion
GaN power devices with their low switching loss and low conduction loss charac-
teristics compared to Si and SiC devices, have the potential to significantly increase
converter power density in the future. The parasitic parameters of a conventional
DPT make it less accurate in dynamic characterization of GaN devices that have
very high switching speeds. For reducing the parasitic effects, soldering the DUT on
to tester board with closely placed components is typically the way for improving
accuracy. However, when both double pulse test and diode reverse recovery char-
acterization need to be done, moving DUT from one setup to another makes the
characterization less reliable. Also, GaN device electron trapping effect cannot be
evaluated by conventional DPT. All of those challenges are overcome by the proposed
tester setup. It completes the double pulse test and reverse recovery test on the same
board. Furthermore, it can measure device dRdson at both hard switching and soft
switching conditions.
The tester prototype has been built with careful design of board layout and com-
ponent selection. Actual high frequency loop and device package parasitic inductors
are extracted from the test results. With the help of FEA tool, major contributors
to the parasitic inductances can be identified and quantified.
With a cascode GaN device as the DUT, some special properties can be identified
with the new tester. These include: lower dRdson after ZVS compared to hard
switching, ZVS turn on loss (device capacitance mismatch), and dynamic reverse
voltage drop. The proposed tester can also be used for enhance mode (E-mode)
GaN device characterization. Different to cascode device, E-mode GaN device does
not have the issue of ZVS turn on loss and typically possesses higher reverse voltage
drop.
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Chapter 7
GAN INVERTER DESIGN AND VALIDATIONS
At 400 V or lower voltage level, GaN devices are popular. They are typically switching
at hundreds of kHz for reducing the weight and volume of the converters. Due to its
fast switching speed, the system control loop bandwidth can be pushed higher and
achieves faster responses. Since power inverter only requires close tracking of 60 Hz
component, higher bandwidth leads to better control performance. And the system
stability and performance trade-off is less critical. To validate the LCL filter design
method proposed in chapter 2. A multi-function bi-directional GaN EV charger with
3.3 kW 240 V rating is designed. For further investigation of higher control bandwidth
impact on smart grid, three GaN inverters are built and tested.
7.1 GaN Inverter Design
The GaN inverter design is based on the LCL filter design method proposed in
chapter 2 and the data from device characterization in chapter 6.
The GaN inverter topology is shown in Fig.7.1. The convention is marked as
uninterruptible power supply (UPS) operation. It can also be used as power factor
correction (PFC) or EV charger. It has a general grid interface topology. Considering
the application of bi-directional multi-functional EV charger Zhou et al. (2009b), this
inverter is rated at 240 V ac and 3.3 kW with 380 V dc link voltage.
7.1.1 DC-AC Stage Design
The system switching frequency is defined to be 100 kHz for dc-ac stage and 200
kHz for dc-dc stage. Based on the specification and the LCL filter design method
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Figure 7.1: Inverter Topology with Cascode GaN Device
proposed in chapter 2, the designed dc-ac stage system parameters are listed in
Table. 7.1. In this table, the LCL filter value in bracket is the ideal designed value
and the one out side the bracket is the real measured value with an LCR meter. The
current and voltage THD values are the design input parameters.
Based on the listed parameter in the table, the system stability is analyzed in
MATLAB. The inverter Z domain root locus is plotted in Fig. 7.2. The blue locus
is plotted with the system feedback gain varying, the red star is the pole location
when the feedback gain is 1 and the blue star is the pole location when the feedback
gain is 0.3. It is clear that when the feedback active damping gain is 1 the digital
controlled system is unstable. Beyond this, a root loci of grid side inductance variation
is plotted in Fig. 7.3. The black arrows indicates the system poles changing with grid
inductance increasing from 0 to 1 mH with step of 20 µH. As the grid side inductance
increases the critical pole pair will go deeper into the unit circle and the system will
achieve higher damping.
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Table 7.1: Designed Parameters and Hardware Parameters
Component Value
Rated ac voltage 240 V
Rated power 3.3 kVA
Switching frequency 100 kHz
Fundamental frequency 60 Hz
Sampling frequency 200 kHz
LCL resonant frequency 26.12 kHz
Current THD 0.1 %
Voltage THD 0.5 %
Minor loop bandwidth 20 kHz
System quality factor 0.5
Grid side inductor 18.22µH(39.678 µH)
Grid side resistor 0.3355 Ω(0 Ω)
Inverter side inductor 130.48µH(128.565 µH)
Inverter side resistor 0.2435 Ω(0 Ω)
Filter capacitor 1.36 µF(1.22µF)
Series resistor 0.8 Ω(0 Ω)
Resonant gain 242.11
Proportional gain 0.236
Forward damping 0.106
Feedback damping 0.3
Figure 7.2: GaN Inverter LCL Filter Stability Affected by Feedback Active Damping
Gain 160
Figure 7.3: GaN Inverter LCL Filter Stability Affected by Grid Side Inductance
Variation
7.1.2 DC-DC Stage Design
The dc link capacitor is designed based on capacitor 120 Hz voltage and current
ripple at full power. The capacitor needed for limiting the dc link voltage ripple to 7 %
is 781.564µF based on equation (7.1). In equation (7.1), SmaxGaN is the power rating
of the GaN inverter, VdcGaN is the dc link voltage of the GaN inverter, ∆Vdc is the
dc link voltage 120 Hz ripple limitation. And the ac ripple current is 5.834 A based
on equation (7.2). Considering the voltage rating and voltage ripple limitation, the
capacitor LGN2X221MELC50 from Nichicon is selected. This is a 220µF 600 V
capacitor. To achieve 781.564µF, 4 capacitors in parallel are required. However,
this capacitor rated ripple current is 1 A. To meet the current ripple limitation, 6
capacitors are needed. The real hardware value is 1130 µF in total.
CdcGaN =
SmaxGaN
ωoVdcGaN∆Vdc
(7.1)
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I120Hz =
SmaxGaN√
2VdcGaN
(7.2)
The boost converter input voltage is rated at 200 V. The boost inductor is designed
to limit the current ripple to 10 % of the rated dc current based on equation (7.3). The
inverter dc terminal capacitor is designed to limit voltage ripple to 4 % of the rated
voltage based on equation (7.4). The dc-dc stage current ripple hits the maximum
when duty dBB is 0.5. The designed dc-dc stage filter is 303.03 µH and 128.906 nF.
The real values used in hardware are 324.3 µH and 129.3 nF.
LBB = (1− dBB)dBBVDC 1
∆IBBfswdc
(7.3)
CBB =
∆IBB
8∆VBfswdc
(7.4)
7.1.3 Thermal Design
The system efficiency highly depends on the power loss in power switches. And
the power lost in the switches are dissipated in the form of heat. Heatsink is used
to transfer the heat out of the devices. To avoid overheat of the power device semi-
conductor junction, a thermal analysis is conducted. The foundation of the thermal
analysis is close estimation of the power loss in switching devices. The difficult part
in loss estimation is switching loss. Therefore, instead of estimating the loss based on
datasheet, the result from double pulse test in chapter 6 is used. From Fig. 6.10, the
turn-on loss can be approximated by interpolating between 55 µJ at 5 A and 165.8 µJ
at 25 A. The linear interpolation can be written as (7.5) where I is the switched
current. The turn off loss Eoff is very constant to be 25 µJ.
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Eon(I) = (I − 5 A)165.8 µJ− 55 µJ
25 A− 5 A + 55 µJ (7.5)
Other than the normal turn-on and turn-off loss, cascoded GaN switch has a soft
turn on energy loss Eron due to capacitor mismatch. This phenomena is analyzed in
detail in chapter 6. It contribute 13.1 µJ loss each time the device is soft turn-on.
Beyond the switching loss, GaN device has the problem of dynamic Rdson as
discussed in chapter 6. Even though the Rdson is 60 mΩ in datasheet, 70 mΩ should
be used to consider the worst case with dynamic Rdson and junction temperature rise
phenomena observed in Fig. 6.13a.
The dc-dc stage power loss is calculated to be 50.4195 W based on (7.6). When
investigating power loss in each switch, the duty ratio, dBB needs to be considered.
The equation for power loss in the bottom switch is given in (7.7). Note that the
Eron is only lost in the synchronous switch.
Pdcdcloss = (Eon(I) + Eoff + Eron)fswdc + I
2Rdson (7.6)
Pdcdcbloss = (Eon(I) + Eoff )fswdc + I
2RdsondBB (7.7)
The dc-ac stage loss is more difficult to be estimated due to the ac current varia-
tion. By integrating the ac current in half a fundamental cycle, the equivalent current
Iaceq to be substituted in to (7.5) is derived as (7.8). Iacpk is the ac current peak value.
Using equation (7.9), dc-ac stage power loss in devices is estimated to be 53.26 W. In
full bridge inverter, the loss in switches is evenly distributed. Therefore, power loss in
each switch in dc-ac stage takes one forth of the total loss. Overall, the GaN inverter
efficiency due to loss in all the six switches at rated operation condition is 96.86 %.
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Iaceq =
2Iacpk
pi
(7.8)
Pdcacloss = 2(Eon(Iaceq) + Eoff )fswac + 2I
2
acRdson (7.9)
The heatsink structure is designed as shown in Fig. 7.4. Instead of clip bottom
and top side switches to the same heatsink, two pieces of heatsinks are used and facing
the outside for better air flow. By using this design, the high frequency loop of GaN
switches are reduced compared to that using single heatsink. Another benefit is the
parasitic capacitor reduction between switching nodes through heatsink. The thermal
analysis of this structure is conducted using Autodesk Fusion 360. The heatsink
selected is ATS-1111-C1-R0 from Advanced Thermal Solutions Inc.. The
thermal analysis result is shown in Fig. 7.5. In the analysis, only the bottom switches
and their heatsink are analyzed. This is because at nominal operation the bottom
dc-dc stage switch has higher switching loss than the top one. From the analysis, the
maximum temperature 104.9 ◦C is at dc-dc stage bottom switch case. The junction
temperature is derived based on the device datasheet to be 104.9 ◦C. And to monitor
the system thermal performance, the thermal resistor KTY81/220,112 from NXP
is used. The best place to place it is between dc-dc stage switch and dc-ac stage
switches. The temperature at the thermal resistor position is 84.19 ◦C.
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Figure 7.4: Heatsink Design for GaN Switches with TO247-3 Package
Figure 7.5: Bottom Switches and Their Heatsink Thermal Analysis at 3.3 kW
7.2 GaN Inverter Hardware Tests
Based on the electrical and thermal design in the previous sections, the hardware
mechanical design with 3D model is drawn and shown in Fig. 7.6a and 7.6b. Fig.
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7.6a shows that both ac inductor and dc inductor are placed in the enclosure. The
ac inductor is locked by the back panel and top side switch heatsink and the dc
inductor is locked by the back panel and heatsink fan. To make sure the surface of
the enclosure is flat and smooth, the enclosure panels are fixed together with hidden
bolts driven into the panels as shown in Fig. 7.6b. Also, the standoffs to support
the board from bottom panel is locked to the top transparent plastic panel by blind
holes. Overall, the GaN inverter is designed as shown in Fig. 7.7. The highlighted
red area is for power inductor, dc link capacitor, GaN switches and their heatsinks.
The blue area is for ac EMI filters, the yellow area is for dc filters and the purple area
is for high voltage interlock loop (HVIL). The HVIL circuit will protect operator from
getting electric shock by fast discharging the dc link capacitors when the auxiliary
supply is lost. The rest of the area is for the signal circuit. The DSP used for the GaN
inverter control implementation is TI dual core TMS320F28379D control card. It can
be plugged on board within the height of the dc link capacitor. Also, for the signal
part, there are two physical levels in the enclosure. The top level is left for auxiliary
240 V to 12 V supply and high level smart grid interface board such as beaglebone.
166
AC inductor locked in by 
heatsink and back side panel
DC inductor locked in by fan 
and back side panel
(a) Inductors Assembly Onboard
Blind holes for locking 
standoffs 
Bolts hidden in panel
(b) Enclosure Fixture with Flat Surface
Figure 7.6: Mechanical Design of the GaN Inverter
Figure 7.7: 3D Model of the GaN Inverter
Three inverters are soldered and assembled in Arizona State University power
electronics lab. And its photo is shown in Fig. 7.8. The components fit in as
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expected. The overall enclosure box size is 352.6 mm length, 212.6 mm width and
76.4 mm height.
Figure 7.8: Photos of the GaN Inverter
Another design challenge is in DSP firmware, the inverter dc-dc stage GaN HEMTs
switch at 200 kHz and those of dc-ac stage switch at 100 kHz. To validate the proposed
design method in chapter 2, the dc-ac stage needs to be over-sampled. It means that
the DSP has to complete all the control and protection algorithms within 5µs. Thanks
to the dual core technology, the CPU1 can be dedicated to control computation and
CPU2 is assigned for hardware protection and communications. In the GaN inverter
two communication methods are implemented: CANBUS and RS232. Six LEDs are
used on the front panel to tell the status of the inverter for operator. Two manual
switches are used to turn off and reset the system if communication fails.
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7.2.1 12 Sequential Tests
There are 12 tests for each of the inverters after fully assembled:
• Voltage switching test
It is close to a double pulse test without device current sensing nor load current
switching. The purpose of this test is to investigate high voltage device volt-
age stress capability, adjust deadtime and avoid possible blast caused by shoot
through in newly assembled inverters. The captured experiment waveform is
replotted in Fig. 7.9 using MATLAB. The blue trace is the drain source voltage
of the bottom switch, the red trace is the drain source voltage of the top switch,
the yellow trace is the bottom switch gate voltage and the purple is the bottom
switch EPWM signal. With GaN device fast turn-off capability, the minimum
deadtime of 50 ns can be used. However, in order to improve system efficiency
and achieve nature ZVS, 80 ns deadtime is used.
Figure 7.9: 50 ns Deadtime Switching
• Buck open loop test
This test only switches the dc-dc stage GaN HEMTs. It tests for GaN device
current switching capability. The duty is fixed to 0.5 and the waveforms are
shown in Fig. 7.10. The blue trace is the bottom switch drain source voltage,
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the red is the top switch drain source voltage, the purple is top switch gate
voltage and yellow is the inductor current. From the waveform, the current
ripple is limited to 1.44 A peak to peak as designed.
Figure 7.10: Buck Test
• Inverter open loop test
This test is to test ac side filters and relay operations. The switching level
waveform is hard to be interpreted due to varying duty. The waveform is only
needed to make sure the device does not shoot through in ac operation with
load current. The experiment waveform is shown together with that of the next
test.
• Open loop thermal test
This test focuses on continuously processing power through the inverter and
tests thermal capabilities. Limited by 2.4 kW dc power supply, a 2.2 kW power
conversion is tested. The GaN inverter continuously run for 5 min waiting for
the thermal transient to die down. Another aspect of this test is to test the
inverter efficiency in long time run. The experimental waveforms are shown in
Fig. 7.11. The blue trace is the dc link voltage, the red trace is the battery
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Table 7.2: Power Analyzer Data at 2.2 kW
Item Value Item Value
DC source voltage 302.89 V AC load voltage 230.05 V
DC source current 7.095 A AC load current 9.012 A
DC source power 2.1489 kW AC load power 2.0736 kW
Efficiency 96.497 %
terminal voltage, the yellow trace is the ac load voltage and the purple trace
is the ac load current. The heatsink temperature read from CANBUS is 48 ◦C.
By conducting the thermal analysis with this operation condition, the result
is shown in Fig. 7.12. The point where the thermal resistor is attached to is
analyzed to have temperature of 54.9 ◦C. The highest temperature 65.03 ◦C is
at dc-dc stage device case. And the device junction temperature derived based
on datasheet is 84 ◦C. The analysis at the point of thermal resistor is 7 ◦C
higher than the actual measured value from two aspects: thermal resistance
from the thermal resistor to the heatsink and the overestimated conduction
loss. In thermal analysis, the worst case of 70 mΩ on resistance at 125 ◦C is
considered. However, at the tested condition, the device junction temperature
is lower than 125 ◦C. The next validation from this test is system efficiency.
Yokogawa WT500 power analyzer is connected to the system and the measured
efficiency is shown in Table. 7.2. The measured efficiency is 96.497 % and
the calculated efficiency only considering loss in switches is 97.35 %. They are
about 1 % difference due to ignored inductor and filter loss and over estimated
conduction loss.
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Figure 7.11: Thermal Test
Figure 7.12: Thermal Analysis Matching Measurement
• Battery terminal current regulation test (charger phase 1)
This is a control close loop test. It is used to validate the PLECS simulation
model by matching the hardware. The start up transient of regulating a 5 A
current charging is shown in Fig. 7.13. The blue waveform is the experimental
current on the inductor and the red waveform is the simulated current. The
close matching between the two waveforms can be observed. And this validates
the accuracy of the PLECS model. This control loop is used when the GaN
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inverter works as a charger. At the beginning of battery charging when the
battery SOC is low, the controlled current charging is used. This is the first
phase of charging.
I L
B
B
 (A
)
Time (s)
Figure 7.13: Superimposed Experimental Current (Blue) and Simulation Current
(Red) for 5 A Battery Current Regulation
• Battery terminal voltage regulation test (charger phase 2)
This close loop test is used to charge the battery when the battery is charged
to almost full. The dc-dc stage regulates the battery terminal voltage. This
is the second phase of charging. The control test is conducted commanding
the battery terminal voltage to be 120 V. In Fig. 7.14, the experiment battery
terminal voltage is plotted in blue and the simulated waveform is plotted in red.
• DC link voltage regulation by dc-dc stage (UPS operation)
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Figure 7.14: Superimposed Experimental Voltage (Blue) and Simulation Voltage
(Red) for 120 V Battery Voltage Regulation
DC link voltage regulation by dc-dc stage is used when GaN inverter is operated
at UPS mode. The control loop is formed by inner current regulation loop for
battery current regulation and outer dc link voltage regulation loop. When
dc-dc stage regulates the dc link voltage, the dc-ac stage is able to regulate the
ac grid voltage. The dc link voltage waveform from experiment and simulation
are plotted in Fig. 7.15. The blue waveform is the measured dc link voltage
and the red is the simulated one.
• Grid side current regulation test (charger operation)
The grid side current regulation is used when the GaN inverter works as a
charger. It typically used as an inner loop for dc link voltage regulation or ac
grid voltage regulation loop. For the purpose of testing, an sinusoidal current
command is given manually. To achieve better THD, deadtime compensation
is used Jeong and Park (1991). The results with 400 V dc link voltage are
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Figure 7.15: Superimposed Experimental Voltage (Blue) and Simulation Voltage
(Red) for 380 V DC Link Voltage Regulation
plotted in Fig. 7.16. The top plot shows the experiment ac load voltage in red
and experiment dc link voltage in blue. The bottom plot shows the experiment
ac load current in blue and simulated ac load current in red. A good match
between experiment and simulation is achieved.
• Grid side voltage regulation test (UPS operation)
The grid side voltage regulation is achieved by inner current PR control and
outer voltage PI control. This control strategy is used when the GaN inverter
works in UPS operation mode. From microgrid point of view, this operation
is used when the GaN inverter becomes the master. The start up transient is
plotted in Fig. 7.17. The top plot shows ac load voltage in blue, simulated ac
load voltage in red, and dc link voltage in yellow from experiment. The bottom
plot shows the ac load current. The simulation accurately captures the voltage
overshoot on the first 60 Hz peak.
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Figure 7.16: Compare Experimental Current (Blue) and Simulation Current (Red)
for 5 A Peak AC Current Regulation
• DC link voltage regulation by dc-ac stage (charger operation)
The dc-ac stage dc link voltage regulation is the most challenging control loop
test since it contains four control loops: dc link voltage regulation loop, grid
current regulation loop, phase locker loop (PLL) and SOGI. It also has nonlinear
functions such as dc link precharge and IRP. The first test is precharge test.
This test is conducted for adjusting the second relay closing timing. The two
relay closing transitions are shown in Fig. 7.18. In the screen shot, channel 1 is
grid current channel 3 is dc link voltage and channel 4 is grid voltage. The left
plot shows the relay 1 close connecting a 100 Ω PTC into precharge loop. The
right plot shows the closing of relay 2 shorting out the PTC. And the inrush
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Figure 7.17: Compare Experimental Voltage (Blue) and Simulation Voltage (Red) for
240 V AC Voltage Regulation
current peaks to 7.81 A. Then the dc link voltage regulation starts. The dc link
voltage regulation transient is shown in Fig. 7.19. In this screen shot, channel
1 is the current of the load connected to dc link, channel 2 is the grid current,
channel 3 is the dc link voltage and channel 4 is the inverter terminal voltage.
Then the dc link regulation dynamic is compared with PLECS simulation and
good match is shown in Fig. 7.20. The blue trace is from experiment and the
red trace is from PLECS simulation.
• Charger mode operation (grid connected mode)
Charger mode is a real operation test that both dc-dc and dc-ac stages works
together. The GaN inverter is connected to 120 V ac grid through a auto-
transformer. The GaN inverter works with dc link voltage regulated to 200
V and battery terminal voltage regulated to 120 V. The screen shot is shown
in Fig. 7.21. Channel 1 is the grid current, channel 2 is the dc link voltage,
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Figure 7.18: Relay Closing Transition for DC Link Pre-charge
Figure 7.19: Inverter Stage DC Link Voltage Regulation Startup Transient
channel 3 is the inverter terminal voltage, channel 4 is the battery terminal
voltage. From the experiment, the battery terminal voltage is constant and
does not contain 120 Hz component due to its 2 kHz high bandwidth regulation
loop. The ac side current is distorted due to the distorted grid voltage from lab
power outlet.
• UPS mode operation (grid islanded mode master)
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Figure 7.20: Comparison between Hardware Result (Blue) and Simulation Result
(Red)
Figure 7.21: GaN Inverter Charger Mode Operation with 800 W DC Load at Battery
Terminal
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Figure 7.22: GaN Inverter Charger Mode Operation with 440 W AC Load
UPS mode is another real operation test. It has a dc source connected to the
battery terminal to mimic a battery and a ac load connected to ac terminal. The
ac terminal voltage is regulated to 120 V ac. The dc link voltage is regulated
by dc-dc stage to 200 V. The experiment result is shown in Fig. 7.22. In
the oscilloscope, channel is measures the inverter dc link voltage, channel 2
measure the ac load current, channel 3 measures the ac load voltage and channel
4 measures the battery terminal voltage. In this operation, a small 120 Hz
component can be seen at the battery terminal since it is not regulated. The
ac side voltage regulation is a clean 60 Hz sinusoidal due to its 2 kHz regulation
loop bandwidth.
7.2.2 Design Method Validation
In chapter 2, the proposed design method aims at system active damping stabil-
ity, and current and voltage THD. To validate the design, the inverters are tested at
certain conditions. However, due to the limitation of power supply and oscilloscopes,
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the validation by direct hardware measurement is not reliable. When considering
current THD, the design is done considering an ideal ac source connected to the in-
verter. But when it comes to real hardware test, the ac supply has its own dynamics
since it is another inverter. When using auto-transformer and connect it to lab power
outlet, the auto-transformer adds in large amount of impedance and the grid voltage
has distortion. From THD measurement point of view, as the GaN inverter switching
frequency is at 100 kHz, the power analyzer WT500 does not have enough bandwidth.
On the other hand, the oscilloscope current measurement is based on magnetic cou-
pling. With the high dv/dt and di/dt environment, the oscilloscope measurement is
easily polluted. It is fine for identify the waveform but when it comes to THD value
less than 1 % it is not accurate enough. The validation logic is to run the hardware at
certain condition and run the PLECS simulation at the same condition. By matching
the result from experiment and simulation, the simulation model can be set to the
ideal test condition. If the PLECS simulation can match the design, then it proofs
that the design method is valid.
The PLECS simulation model is constructed with C-script using the same C code
in hardware DSP. The PWM modulation update processing delay and PWM com-
parator zero order hold effect are modeled. Also the PWM deadtime and quantization
effect are both considered. The output of the C-script block has a 5µs delay block
and the output duty is integer value fed to a triangle comparator. The output of the
comparator is fed to turn on delay blocks with turn on delay of 80 ns.
The first validation is for grid current regulatiton stability. From grid current
regulation test, the dynamic responses of hardware and simulation are very close to
each other as shown in Fig. 7.16. The grid current regulation is then simulated
with feedback path active damping gain of 1. In Fig. 7.23, the simulation result is
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Figure 7.23: Inverter Stability Affected by Feedback Active Damping Gain
superimposed on the simulation result with active damping gain of 0.3. The case with
gain of 1 is stopped at 0.31 s. It validates the stability analysis in Fig. 7.2.
The next to be validated is the grid current and voltage THD. The most significant
component that affect THD is the switching frequency component. To match the
hardware and simulation result, the switching frequency component is compared in
Fig. 7.24. The FFT result of the experiment current is shown in blue and that
of simulation is shown in red. Close matching between experiment and simulation
results can be seen. The small difference is shown due to the PLECS simulation
step varying. With high frequency content matching, the simulation is proved to be
accurate enough for THD validation.
The analyzed current spectrum with full load simulation is shown in Fig. 7.25.
The 200 kHz component peaks to 0.027 A. Based on the spectrum, the THD is 0.37 %
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Figure 7.24: Inverter Terminal Current 20 kHz Component Comparison between
Experiment (Blue) and Simulation (Red)
and the fundamental frequency component is 19.545 A. There are three non-ideal
source contributing to the THD being higher than expected 0.1 %. The first reason
is hardware LCL parameters different to the designed value, the second is deadtime
contributes to 100 kHz component and the last is the control low frequency distortion.
Taking out the frequency components lower than 50 kHz, the THD is 0.25 %.
For the grid voltage regulation, the experiment result and simulation result are
compared in Fig. 7.17. The capacitor branch voltage spectrum from simulation is
plotted in Fig. 7.26. The total THD is 0.56 %, which is very close to the designed
value of 0.5 %. Taking only the components at frequency higher than 50 kHz, the
THD is only 4.3 % lower than expectation. This is the due to resistive load working
as damping when inverter regulating grid voltage. The component at 60 Hz is 330 V
and at 200 kHz is 0.027 V.
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Figure 7.25: Simulated Current Spectrum with 3.3 kW Operation
Figure 7.26: Simulated Voltage Spectrum with 3.3 kW Operation
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7.3 Conclusion
Different to SiC MOSFET, GaN HEMTs dominate in 400 V applications. Based
on the data from chapter 6 and the design method from chapter 2, a 3.3 kW, 240 V
multi-function bi-directional EV charger is designed with GaN HEMTs switching at
100 and 200 kHz. The thermal design and analysis is conducted with mechanical
design. Three GaN inverters are built and tested to 2.2 kW with efficiency of 96.5 %.
At last, the PLECS simulation model is proved to match the hardware. And the
simulation results are used to validate the LCL filter design method proposed in
chapter 2.
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Chapter 8
GAN SMART GRID SETUP AND VALIDATION
8.1 Grid Parameter Derivation
The smart grid setup is a scaled down IEEE 13 bus system. The original system
is a 5 MW 4.16 kV. The lab smart grid setup is rated at 3.3 kW and 240 V limited
by power supply power ratings. By reducing the number of nodes from the 7 nodes
loop system shown in chapter 4 to 3 nodes, and scaling it down with same per unit
impedance, the new grid is shown in Fig. 8.1. The parameters of the grid are listed
in Table 8.1. The formula for scaling down is given in (8.1) and (8.2).
Lnew = Lold
V newbase
Inewbase
Ioldbase
V oldbase
(8.1)
Rnew = Rold
V newbase
Inewbase
Ioldbase
V oldbase
(8.2)
GaNInv1 GaNInv2
GaNInv3
Main 
Grid
Brk0
L121 R121
L232
R232
L122 R122
L311
R311
Brk1
Brk2Brk3
L312
R312
L231
R231
L011 R011
L012 R012
Figure 8.1: GaN Inverter Grid Structure
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Table 8.1: Designed Grid Parameters and Real Grid Parameters
Component Value Component Value
L011 13.55 mH (8.9 mH) L012 12.579 mH (8.9 mH)
R011 1.907 Ω (0.83 Ω) R012 1.292 Ω (0.83 Ω)
L121 5.12 mH (5.5 mH) L122 5.13 mH (5.5 mH)
R121 1.833 Ω (1.7 Ω) R122 1.799 Ω (1.7 Ω)
L231 3.12 mH (3 mH) L232 3.11 mH (3 mH)
R231 1.25 Ω (1.2 Ω) R232 1.29 Ω (1.2 Ω)
L311 2.04 mH (2.7 mH) L312 2.006 mH (2.7 mH)
R311 1.28 Ω (1 Ω) R312 1.075 Ω (1 Ω)
8.2 Smart Grid Monitor System
The smart grid monitor system is setup using Arduino Mega 2560 microcon-
troller board. To cooperate GaN inverters, SPI (serial peripheral interface) to CAN
(controller area network) bus communication board based on MCP2515 from Mi-
crochip is used. Another defect of Arduino Mega 2560 is its slow ADC conversion
speed. To overcome the problem, AD7606 from Analog Devices is used. It is an 8
channel ADC chip. By using the same interface board used for SST CHIL, the smart
grid monitor system hardware is shown in Fig. 8.2. The line current is measured
using 553-CST-1030 from TRIAD.
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Figure 8.2: Smart Grid Monitor System
A LabView program is written to interface the smart grid monitor system. It
communicates with all the three GaN inverters and the smart grid monitor system.
The screen shot of the LabView graphical user interface (GUI) is shown in Fig. 8.3.
The center of the interface is the smart grid line current monitor system. It updates
current magnitude and phase every 1 s from Arduino Mega 2560. As the current
magnitude increase the Slide bar will increase indicating the loading percentage. The
Boolean LED button indicates the status of the relay on each line. The Gauges
indicates the phase of the line current referenced to the main grid current. There are
also three temperature indicators showing the heatsink temperature measured from
GaN inverters. On the right hand side there are three E-stop button. When clicked
the corresponding inverter will be stopped. Note that since the microgrid system
built has four lines the Slide 4 and Slide 5 is the same line.
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Figure 8.3: Smart Grid System Graphical User Interface in LabView
The overall smart grid setup is shown in Fig. 8.4. On the top of the rack is
auxiliary power supply for grid monitor system, relays and GaN inverters. The second
and third layers from top are for three GaN inverters. Below that is the grid monitor
system. Further down are grid line inductance, line resistance, relays, current sensors,
and ac power supply. The load is on the left hand side of the rack. The overall test
setup is shown in Fig. 8.5. To keep the operator safe from blast, a acrylic plastic
sheet is hooked up on the rack. A cart is fully equipped with dc power supply, ac
auto-transformer, dc load, power analyzer and an 8 channel oscilloscope. Beyond
that a laptop with extra monitor is used for CCS code compilation, Arduino code
compilation and LabView GUI running.
189
Figure 8.4: Hardware Smart Grid Setup
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Figure 8.5: The Overall Setup for Smart Grid Test
The communication delay between grid monitor system and GaN inverter is tested.
The operator sends out a grid break signal from LabView and once the Arduino
receives the signal, it turns off the BRK0 and sends out a signal to GaN inverter.
As a reponse to the signal, GaN inverter opens up a relay on board. By measuring
the relay driving BJT base voltages, the communication delay on CAN bus can be
measured. The tested result is shown in Fig. 8.6. The blue trace is the grid relay
logic and the yellow is the inverter relay logic. From the test, the communication
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delay on CAN bus is about 466 µs. Since the grid relay has an operation delay about
one fundamental cycle, this communication delay is negligible.
Figure 8.6: Communication Delay on CAN Bus
8.3 Master GaN Inverter Transition Process
The main grid disconnection does not happen instantaneously. Due to the slow
mechanical response, one cycle of delay is expected from the point the master inverter
receives the grid trip signal to actual main grid disconnection. The master inverter
has to have a mechanism to detect the current zero crossing itself. To avoid current
distortion or measurement noise in GaN inverters, the grid voltage phase locker loop
is used. When the grid voltage is close to zero crossing, the grid phase is saved for
the islanded mode operation grid voltage regulation command initial phase. The
operation window is 1.5 ms to 2.5 ms. The zero crossing detected between 0 to 1.5 ms
is ignored. And if the zero crossing does not happen within 2.5 ms the transition
starts without zero crossing detection.
Another aspect of the transition is whether the controller states should be cleared.
The transition cases with and without state cleared are compared in Fig. 8.7. The
blue trace shows the transition without state cleared and the red trace shows the
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transition with state cleared. From this comparison, the transition without state
cleared is more smooth. And the transition without state cleared is used in the
hardware.
Figure 8.7: Comparison between Grid Transition with and without State Cleared
8.4 Smart Grid Islanding and Islanded Operation
The three inverters are fully functional as tested in chapter 7. And now they
are connected to the smart grid through a NEMA standard Leviton 20 A 250 V
locking grounding plug. The close look of the three inverters is shown in Fig. 8.8.
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Figure 8.8: Three Inverters Setup Ready for Grid Connection Operation
To test the smart grid, the GaN inverters are operated with 200 V dc link voltage,
and 120 V ac grid voltage. The first test is relay zero crossing calibration. The relay
used in this setup does not necessarily break the circuit at current zero crossing as
shown in Fig. 8.9. In this figure, channel 1 in yellow is the load current, channel 2
in red is the relay signal, channel 3 in blue is the grid voltage, channel 5 in gray is
the grid current. The second cursor is placed at the point when the relay mechanical
contact released. And after that the relay is equivalently inserting a resistor into the
system. This may be caused by arc between contact points. This test shows that if
the relay signal is not sent at certain current phase, the relay will miss the current
zero crossing and create electric arc.
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Figure 8.9: Relay Cut off Resistive Load from Grid with Random Timing
To overcome the problem, the grid monitor system is used as an FID (fault inter-
rupt device). The Arduino monitoring the grid current is used to detect the current
zero crossing. By adding in the current zero crossing detection function, the arc is
eliminated as shown in Fig. 8.10. The additional channel 4 in green shows the GaN
inverter response to the FID fault signal. It is clear that the delay in communication
is negligible compared to the mechanical delay.
Figure 8.10: Relay Cut off Resistive Load from Grid with Controlled Timing
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8.4.1 Single Inverter with Resistive Load
The first test of the grid transition is done with single inverter and ac resistive
load. The inverter battery terminal is connected to the dc power supply and the
inverter ac terminal is initially connected to the ac grid at the node of GaNInv1. A
resistive load is connected to the node of GaNInv2. The grid connected operation
is monitored in LabView as shown in Fig. 8.11. The grid islanded operation is
monitored in LabView as shown in Fig. 8.12. At grid connected mode, the current
drawn by the resistive load is 1.77 A. And at grid islanded mode, the current drawn is
1.84 A. From the current measurement, the load takes more power when the system
is islanded due to closer voltage regulation without line impedance voltage drop. The
grid transition waveform is shown in Fig. 8.13. In the plot, channel 1 is the master
inverter terminal voltage, channel 2 is the battery terminal voltage, channel 3 is the
dc link voltage, channel 4 is the BRK0 control logic signal, channel 5 is the main
grid current, channel 6 is the master inverter current, channel 7 is the resistive load
current. The grid transition happens at 38 ms. The transition is very smooth.
Figure 8.11: The Grid Connected Operation with Single Inverter and Resistive Load
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Figure 8.12: The Microgrid Operation with Single Inverter and Resistive Load
Figure 8.13: The Grid Transition from Connected to Islanded Mode with Single
Inverter and Resistive Load
8.4.2 Two Inverters
A master inverter is connected to the node of GaNInv1 and a slave inverter is
connected to the node of GaNInv2. The GaNInv2 has a load at its battery terminal
operating as a PFC. And the grid monitor system is as shown in Fig. 8.14. After
the main grid disconnected the grid status is as shown in Fig. 8.15. Different to
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the previous case, the slave inverter takes less current when islanded. This is the
result of slave inverter being a constant power load instead of constant resistance. As
the grid voltage goes higher, the current taken by the slave inverter is lower. The
grid transition is shown in Fig. 8.16. In the oscilloscope screen shot channel 1 is
the master GaN inverter ac terminal voltage, channel 2 is the the slave GaN inverter
dc link voltage, channel 3 is the master GaN inverter dc link voltage, channel 4 is
the BRK0 relay signal voltage, channel 5 is the main grid current, channel 6 is the
master GaN inverter current, channel 7 is the slave GaN inverter current.
Figure 8.14: Two Inverters Connected to the Main Grid
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Figure 8.15: Two Inverters Islanded from the Main Grid
Figure 8.16: Two Inverters Transition from Grid Connected to Grid Islanded
8.4.3 Three Inverters
All the three inverters are connected to the smart grid. Initially, all inverters are
connected to the main grid through auto-transformer. The system current flow at
steady state is shown in Fig. 8.17. Different to previous cases, this one is a loop
system. The current direction can be read from the Gauges. Part of the power for
GaNInv2 comes through the node of GaNInv3. The GaNInv1 is set as master inverter
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and the other two are slaves. Then the main grid is break from the smart grid. And
the master GaN inverter supports two inverters. The steady state current flow is
shown in Fig. 8.18. Almost identical current flow can be seen compared to the grid
connected condition. The grid transition waveform is shown in Fig. 8.19. In the
screen shot, channel 1 is GaNInv1 terminal voltage, channel 2 is the GaNInv2 dc
link voltage, channel 3 is the GaNInv1 dc link voltage, channel 4 is the BRK0 relay
signal, channel 5 is the main grid current, channel 6 is the GaNInv1 current, channel
7 is GaNInv2 current, channel 8 is GaNInv3 current. The slave GaN inverters have
more distortion in current. This is due to low current magnitude regulation. The
GaN inverters are rated at 20 A peak current. The current regulated in this test case
is around 1 A. By increasing the load, the current distortion will be much less. This
trend can be proved by looking at the first half cycle of the grid transition. In this
half cycle, the current peaks to 4 A in master and 2 A in slaves. And the current
distortion is much less already. Another achievement from this transition is that the
master GaN inverter is able to compensate for the distorted current and regulate a
sinusoidal grid voltage. The master inverter becomes a strong voltage source.
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Figure 8.17: Three Inverters Connected to the Main Grid
Figure 8.18: Three Inverters Islanded from the Main Grid
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Figure 8.19: Three Inverters Transition from Grid Connected to Grid Islanded
8.5 Conclusion
This chapter focuses on the smart grid setup including smart grid monitor sys-
tem, communication system, operator GUI system, and protection system. Based on
the three GaN inverters constructed in chapter 7, smart grid islanded operation is
supported. Based on the three experiment cases, the grid transition is smooth using
the proposed transition method. With GaN inverter high switching frequency and
high controller bandwidth, the grid voltage is well regulated and can compensate for
high current distortion from slave inverters. Different to the case shown in chapter
4, the GaN inverter has small EMI filters compared to SiC SST. Therefore, the LCL
filter resonance is well damped by the grid impedance without the need to trade off
between performance and stability. Overall, the designed GaN inverter microgrid
system has good performance as expected.
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Chapter 9
CONCLUSION AND FUTURE WORK
9.1 Conclusion
This dissertation focuses on robust control of wide band gap devices enabled smart
grid applications. It majorly covers the SiC SST rectifier stage grid current regulation
in grid connected mode, grid voltage regulation in grid islanded mode and grid power
regulation in grid emergency mode. Specifically, the three-stage SST is designed in
detail in chapter 2 for operation in the grid connected mode. The rectifier stage LCL
filter with active damping is designed considering grid impedance variation. The in-
verter stage is controlled using SMC for handling sudden load change and to power
quality specifications on the output voltage under large nonlinear loads. To study the
performance of proposed controllers and the scalability to larger power systems, real
time simulations with CHIL configuration is used. Chapter 3 solves the problem of
artificial loss in RTDS switching model. A high fidelity modeling method of SST in
RSCAD is developed and CHIL setup is built for control validations. Chapter 4 deals
with SST grid islanded mode master-slave control structure. A robust variable struc-
ture controller is proposed based on µ synthesis considering grid impedance variation,
slave SST load variation and master SST dc link voltage variation. Other than the
structured parameter uncertainties considered in µ synthesis, structure uncertainty is
also considered for slave SSTs disconnected from grid. When communications are lost
in grid islanded mode, the smart grid in emergency mode is considered in chapter
5. All the SSTs with DESD available share load using autonomous droop control. A
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multivariable two input two output dynamic droop controller is designed using Glover
McFarlane H∞ method.
Behind the SiC SSTs, GaN inverters are popular for 400 V applications. The 240 V
level smart grid will be formed by GaN inverters. To investigate special properties
with GaN inverters, a smart grid prototype formed by three 3.3 kW GaN inverters is
built. In chapter 6, for thermal design of the GaN inverter, a new DPT is designed
to characterize the new devices. The new DPT characterizes cascode GaN device
and reveals some of their special properties such as dynamic Rdson, soft turn on loss,
and reverse dynamic voltage drop. Based on the information gathered in the multi-
functional DPT, the GaN inverter is built and documented in chapter 7. Since
three inverters are built, 12 sequential tests are designed to test each inverter. The
inverter runs to 2.2 kW loading and 96.5 % efficiency without the need of forced air
cooling. The thermal analysis conducted matches well with the experimental result
at the 2.2 kW. And the thermal model is used to predict the full load condition. The
predicted junction temperature is 104.9 ◦C at full load with ambient temperature
being 25 ◦C. Close matching between PLECS simulation model and real hardware is
achieved. And the proposed inverter filter design method is validated through PLECS
simulation. 3D model of the inverter is built and aluminum enclosure is designed in
Autodesk Fusion 360. The designed enclosure is manufactured and assembled with
the inverter.
Based on the GaN inverters in chapter 7, a smart grid is formed in chapter 8.
The smart grid includes intelligent grid monitor system and CAN bus communication
system. Operator is able to interface the smart grid through LabView GUIs. The
GaN inverter grid transition and communication delay is studied. The transition from
grid connected to grid islanded mode with all three inverters online is achieved with
hardware. Due to its fast switching speed and high bandwidth control loops, a high
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performance grid islanded operation is achieved with simple PR inner current and PI
outer voltage controllers.
9.2 Future Work
All the operation modes of SiC SST smart grid are considered in this dissertation.
The robust controllers are validated in detailed simulation and CHIL setup. The
GaN inverter smart grid hardware is built. The inverter filter design method has
been validated. Grid transition from grid connected to islanded operation mode is
achieved. From the experiment, the suggested future work includes:
• Analyze the GaN inverter EMI model since the switching frequency has entered
the range of concern.
• Design EMI filter considering conducted EMI due to high dv/dt.
• Design inductor with the same size but less parasitic capacitance.
• Implement higher level controllers such as IEM functions with beaglebone mi-
crocomputers.
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APPENDIX A
LARGE MATRICES IN GRID MODELING
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This section includes the big matrices of 7 SST system grid modeling.
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Cg =

−Rg1 0 0 0 0 0 Rg1
Rg2 −Rg2 0 0 0 0 0
0 Rg3 −Rg3 0 0 0 0
0 0 Rg4 −Rg4 0 0 0
0 0 0 Rg5 −Rg5 0 0
0 0 0 0 Rg6 −Rg6 0
0 0 0 0 0 Rg7 −Rg7
 (A.3)
Dg = diag [Rg1 Rg2 Rg3 Rg4 Rg5 Rg6 Rg7] (A.4)
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The state space representation form is given as below. The [X] denotes the states
vector, [U ] denotes the input vector to the controller K and [Y ] is the output of the
controller K. [
X˙
]
= [AK ] [X] + [BK ] [U ]
[Y ] = [CK ] [X] + [DK ] [U ]
Droop controller K state space representation coefficient matrices [AK ], [BK ], [CK ]
and [DK ] are shown below. For clearance, the sub-matrix symbols are not braced in
square bracket.
[AK ] =
[
AK11 AK12 AK13
AK21 AK22 AK23
AK31 AK32 AK33
]
where,
AK11 =
[−10 0
0 −10
]
AK12 =
[−3.693× 10−5 −1.972× 10−3 −1.614× 10−5
−1.245× 10−2 2.341× 10−5 −5.44× 10−3
]
AK13 =
[−5.435× 10−6 −8.617× 10−4 2.901× 10−4
−1.832× 10−3 1.023× 10−5 −3.443× 10−6
]
AK21 = Ak31 =
[
0 0
0 0
0 0
]
AK22 =
 −8.435 −5.473× 10−12 −7.7413.594× 10−12 −8.403 7.266× 10−12
7.741 −2.617× 10−12 −32.96

AK33 =
 −21.96 3.049× 10−10 −4.835× 10−10−8.016× 10−10 −32.97 26.75
1.079× 10−9 −26.75 −21.95

AK23 =
 −2.459 −4.329× 10−11 −9.037× 10−121.149× 10−10 −7.717 2.451
−26.75 −4.759× 10−10 −1.136× 10−10

AK32 =
 −2.459 −1.139× 10−10 26.75−7.895× 10−11 7.717 1.094× 10−9
−1.919× 10−10 2.451 1.256× 10−9

[BK ]
T
=
[
BTK1 B
T
K2
]
where,
BTK1 =
[−1.342 615.2 1956 −6.383
307.6 2.684 20.14 619.8
]
× 10−8
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BTK2 =
[−854.8 287.8 2.789 0.9388
−8.802 2.964 −270.8 −91.16
]
× 10−8
[CK ] = [CK1 CK2]
where,
CK1 =
[−320 0
0 −1600
]
CK2 =
[
0 0 0 0 0 0
0 0 0 0 0 0
]
[DK ] =
[
0 0
0 0
]
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